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ABS TRACT 
This report describes the IRLS Integration Support Equipment designed, manufactured and 
tested under Contract No. NAS5-10278 for Goddard Space Flight Center, Greenbelt, Mary- 
land. It also provides a comprehensive discussion on the overall characteristics of the Interro- 
gation, Recording, and Location Subsystem and the conclusions and recommendations derived 
from this project, The requirements of this contract were satisfied with complete adherence to 
GSFC Specification, IRLS Integration Support Equipment, S-731-P-20 dated 7 January 1966. 
This specification i s  contained in  Appendix 1 of this report. Minor deviations from the proposed 
configuration were incorporated into the final end item. These changes were in  the interest of 
conservation of components, logic simplification, and increased testing flexibility. The only 
significant change from the proposed operational sequence was the utilization of the platform 
modulator driver in the power control and distribution module as the signal driving mechanism 
for the self-check tester output. This change enhanced operational verification of the modu- 
lator driver circuits and reduced the number of components. 
A l l  test data that indicates adherence to the specification i s  included and shipped with 
each data package supplied with individual units. No requirement for environmental testing 
was invoked by the specification due to equipment utilization i n  a laboratory environment. 
Printed-circuit card temperature tests were performed on the power supply card as a design 
proof test by using a temperature range of -10 C to +50 C and a Zoltage r%nge of -24.5*2 vdc. 
A l l  other components were specified for a temperature range of 0 C to +50 C with greater than 
10 percent voltage variations. 
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SECTION I 
INTRODUCTION 
1-0. INTRODUCTION. 
1-1. SCOPE AND PURPOSE. 
This document provides a detailed report of the effort accomplished by Radiation In- 
corporated for the NASA Goddard Space Flight Center under jurisdiction of Contract No. 
NAS 5-10278 pertaining to the Integration Support Equipment (ISE) used in  the Interrogation, 
Recording, and Location Subsystem (IRLS) . Radiation Incorporated was awarded this contract 
to design, develop, and test three units of Integration Support Equipment for use during the 
IRLS Nimbus B Experiment. 
1-2. CONTENT. 
Section I of this report introduces the primary tasks specified under Contract No. NAS 
5-1Q278 and also provides a complete introduction to the operational sequences, functions, 
and major characteristics of the overall IRL Subsystem. Section I I  describes the function of 
the ISE  and defines the physical and electrical characteristics of the overall configuration 
and individual drawer assemblies within the rack. Applicable documents that are referenced 
throughout this report are also contained in  this section. The third section provides a func- 
tional block diagram description of the Integration Support Equipment as the unit operates in 
i t s  various modes. A chronological history comprised of problem areas, solutions, and com- 
pletion dates i s  provided in Section IV. Section V contains the conclusions and recommen- 
dations derived from this project. 
1-3. IRL SUBSYSTEM INTRODUCTION. 
1-4. General 
It i s  necessary to the understanding of the function of the Integration Support Equipment 
that a functional description of the overall operation of the IRL Subsystem be included in this 
report. 
accurate and efficient collection of various types of data from areas remote to normal traffic 
flow on a global scale. Requirements for such data gathering equipment in the meteorological 
and oceangraphic fields have been a foremost consideration in the synthesis of the IRLS con- 
cept. As a result, design of the IRLS equipment provides the capability of determining the 
range and tracking the location of mobile unmanned data stations (platforms)in addition to 
the basic data gathering function. 
IRLS equipment i s  used in  conjunction with the Nimbus spacecraft and provides for 
The basic equipment components of the operational IRLS include platform unmanned 
data gathering stations (either mobile vehicles, such as free buoys or balloons, or fixed loca- 
tions, such as remote weather stations), the IRLS satellite equipment aboard the. Nipbus 
spacecraft, and a Ground Acquisition and Command Station (GA&CS). The unmanned data 
gathering stations accept analog data from transducer sensing devices and provide the circuits 
necessary to mu1 tiplex, encode, and transmit this information upon reception of an interroga- 
tion command from the Satellite Electronics and Telemetry Equipment. The Satellite Elec- 
tronics and Telemetry Equipment provides storage of commands from the GA&CS, logic cir- 
uits necessary to process location data, the communication link with each interrogated plat- 
1 
form, storage of locationand platform sensor data, and the communication link with the GA& 
CS. The GA&CS functions as the centralized data collection and processing installation and 
command generation post for the IRL Subsystem. 
A simplified functional block diagram of the overall IRL Subsystem i s  shown in Figure 1. 
Platform interrogation command data i s  introduced into the iRL Subsystem via a punched tape 
program that i s  inserted into the memory system of the GA&CS. The command data i s  read 
out of the GA&CS memory system and transmitted when the orbiting IRLS satellite enters 
communication view of the GA&CS during an orbital pass around the earth, This interroga- 
tion command data information i s  stored in the IRLS satellite command memory and programs 
the IRLS satellite to communicate with selected platforms during the subsequent orbits. A t  
preprogrammed time intervals, when the IRL Subsystem interrogation command time and IRLS 
elapsed time clock coincide, the IRLS satellite begins transmission of a platform address 
signal. The platform selected for interrogation receives the signal, recognizes i t s  address, 
and verifies i t s  identity to the IRLS satellite. Upon platform verification, the IRLS satellite 
interrogates the platform, performs a ranging function that measures the satellite-to-platform 
distance and receives and stores the encoded data telemetered from the platform. The satil- 
lite-to-platform sequence i s  repeated for selecfed platforms until the IRLS satel l i te exhausts 
its preprogrammed communication sequence. At this time, the GA&CS forwards the appro- 
priate command to order the IRLS satellite to transmit the information stored in the IRLS satel- 
ite data memory to the GA&CS. The GA&CS accepts and stores the encoded information in 
i t s  memory system. The stored data i s  then punched on paper tape to be furfher processed. 
Also at this time, the GA&CS transmits new interrogation command data for IRLS satellite use 
during the next orbit or orbits. 
1-5. Functional Data Flow. 
1-6. General. 
Information and data flow during the interrogation command and data transfer sequence 
between the IRLS satellite and the GA&CS i s  shown in  Figure 2. Figure 3 depicts data flow 
during the platform interrogation and data transfer sequence between the IRLS satellite and 
platform. 
1-7. GA&CS-To-Satel I ite Sequence. 
Duringan orbit, the IRLS satellite i s  capable of interrogating as many as 20 platforms. 
The command sequence of platform interrogations i s  programmed at the GA&CS site for each 
orbit or sequence of orbits. Up to twenty 32-bit interrogation command words are inserted 
into the GA&CS digital data processor via a punched paper tape. This tape includes the 
interrogation command time for individual platforms, the correct address for each platform, 
and a computer analysis of spacecraft estimated time of arrival (S/C ETA). The stored inter- 
rogation program inserted by the punched tape can be initiated manually by an operator be- 
fore S/C ETA or automatically whenever coincidence occurs between S/C ETA and real 
time. When initiated, the stored program i s  referenced to a 36-bit NASA time code input 
that represents time-of-day . A correlation occurs between the reference time-of-day and 
earliest command start time (ECST) input from the punched tape. A time coincidence must 
occur before operation of the delta time counter can be initiated. When ECST and time-of- 
day correlation occurs, the delta t ime counter counts the time difference between S/C ETA 
and ECST and subtracts the difference from the 15 most significant bits in  the 16-bit t i  m e  
code portion of an interrogation command word prior to transmission of t h i s  word to 
the I RLS satellite. At delta time counter enable, a rarnote status imndicutor in 
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the Nimbus Command and Data Acquisition (CDA) Station i s  energized to indicate counter 
operation. Also at this time, the receiver in the digital data processor begins searching for 
the GA&CS address as transmitted by the IRLS satellite. 
Satellite transmission of the GA&CS atidress code i s  initiated by a command from the 
Nimbus CDA station. This command places 'the IRLS satellite in an operational mode by pre- 
paring i t  for readout of a l l  stored data. Reception of the turn on command from the Nimbus 
CDA nllows the IRLS satellite to clear and update the information content o f  the command 
memory and storage register, enable the data memory to read out a l l  data stored during the 
previous orbit or orbits, reset the satellite time code generator to establish a timing sequence 
to automatically deenergize the transmitter after a specified period, and energize the trans- 
mitter to continuously transmit the stored GA&CS address code. As the GA&CS address code 
i s  transmitted, a 150 millisecond delay i s  initiated that inhibits decoding of the return address 
transmission from the ground station for that period of time. 
As previously stated, the GA&CS searches for the IRLS satellite transmission of i t s  
code after init ial operation of the delta t ime counter. After reception of  the 16-bit GAbCS 
address code, the GA&CS compares the input address code with a code stored in the memory 
system, and energizes a remote status indicator in  the CDA that indicates reception of address 
code data. I f  theaddress code i s  correct, a correlation occurs and energizes the GA&CS 
transmitter to transmit the GA&CS address code back to the IRLS satellite in a continuous 
serial pulse train. A remote status indicator in the CDA i s  also energized to indicate trans- 
mitter turn-on. 
decoding and recognition. The GA&CS address code i s  retransmitted to the IRLS satellite 
where another correlation i s  performed to recognize the code. During address code verifica- 
tion, a phase comparison between the received signal and the regenerated range word 
sequence within the IRLS satellite i s  also being performed. Performance of this signal com- 
parison achieves phase synchronization and allows the IRLS satellite to i tiate data readout. 
I f  phase synchronization cannot be obtained, data transfer from the IRLS satellite i s  auto- 
matically inhibited. After phase synchronization between the two signals i s  achieved, the 
IRLS satellite transmits one 16-bit pattern of the GA&CS address complement code (addre;J) 
and then begins readout of a l l  encoded datastored in the memory during the previous orbit or 
orbits. Upon reception of the data, a remote status indicator i s  energized in  the CDA for a 
visual indication of data reception. 
If no correlation occurs, al l  GA&CS operation i s  inhibited except address 
The GA&CS must receive, decode, and recognize the IRLS satellite transmission of 
the GA&CS address code or a barker word before allowing the memory to count and store up 
to 20,000 major bits of encoded information that originated in  the IRLS platforms. 
the GA&CS memory i s  automatically inhibited after storage of the last data bit. After the 
satellite data memory has completed readout, an end-of-cycle signal i s  derived that inhibits 
data transmission but allows GA&CS address code transmission to continue, enables the satel- 
l i te command memory to receive new interrogation command words, ensures that a l l  positions 
in  the data memory contains ONE'S and i s  not capable of entering data, and initiates a 
secondary timing sequence to ensure proper event programming. 
Loading of 
Storage of the last data bit in the GA&CS memory inhibits operation of the delta time 
counter, energizes a remote status indicator, and allows transmission of one 16-bit pattern of 
the GA&CS address code. Correction between the delta time value and the punched tape 
5 
interrogation command time program is  accomplished before transmission of new 32-bit in- 
terrogation command words to the IRLS satellite. Transmission of the 32-bit interrogation 
command words is  inhibited after the G A K S  verifies that 640 bits of information have been 
transmitted. The GAKS transmitter i s  deenergized at this time. 
The IRLS satellite receives the GA&CS address code bit pattern and up to 20 interro- 
gation command words and loads this information into i t s  command memory. The memory load- 
ing process continues until the 20 interrogation command words are written in the command 
memory . 
Resetting the IRLS satellite time code generator upon reception of the turn-on com- 
mand from the CDA enables a ten-second elapsed time counter. A t  the end of 10-seconds. 
the counter enables a sampling of the GA&CS address code verification process. I f  the 
GA&CS address has not been decoded and verified at the end of ten seconds, a turn off com- 
mand is automatically supplied to the transmitter, the read mode of the data memory i s  inhibited, 
andthedata memory i s  cleared and placed in a static mode of operation. 
sampling determines that the GA&CS address code has been verified, operation continues 
until the end-of-cycle signal is generated at the end of 21 seconds. A t  this time, the 10 
second elapsed time counter in the time code generator i s  reset for another 10-seconds. At 
the termination of this 10-second period, the transmitter i s  turned off, the data memory i s  
inhibited and al l  locations are reset to ONE’s,and a new interrogation command word i s  placed 
i n  the command memory storage register. 
If the 10-second 
1-8. SateIIite-to-Platform Sequence. 
During an IRLS satellite orbit, a 32-bit interrogation command word from the satellite 
memory i s  shifted into a storage register where i t  i s  divided into 16-bits that represent the 
selected platform address code and 16-bits that determine the time of interrogation. The 
15-MSB bits representing interrogation time i s  continuously compared to the I R L S  time reference 
unti l time coincidence occurs. When an interrogation time correlation i s  achieved, the lRLS 
satellite prepares the data memory to receive information from the platform, enables a 3-second 
counter, and provides a turn-on command to the transmitter. Transmitter turn on enables the 
IRLS satellite to continuously transmit the 16-bit platform address code until recognition and 
response from the platform or until the 3-second counter reaches an elapsed time of 3.0 seconds. 
The platform receives the continuously transmitted address code and determines code 
If the re- validity by comparing i t  with a preassigned code that i s  hardwired into the unit. 
ceived address code i s  incorrect, the platform inhibits a l l  operation except address code 
recognition until address code correlation i s  achieved, When the address code i s  recognized, 
the platform enables a 3-second counter and energizes i t s  transmitter to enable continuous 
transmission of the received platform address back to the IRLS satellite. 
the retranshitted platform address code, the IRLS satellite verifies that the input code matches 
the 16-bit address code from the command memory. If not, a l l  IRLS satellite operation, 
except address code transmission and correlation, i s  inhibited unti! coincidence occurs. A 
phase synchronization comparison between the received platform address code and the regen- 
erated range word sequence is also perforrned at this time. 
and phase synchronization has not been achieved, IRLS satellite decoding of the platform 
Upon reception of 
If the phase lock error i s  too great 
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address i s  inhibited until phase lock between the two signals i s  obtained. If the phase lock 
error i s  within tolerance, the IRLS satellite switches its UHF transmission to the platform ad- 
dress code complement (- and provides continuous transmission of this code to the plat- 
form. 
The platform accepts and recognizes the address code transmission while, at the %me 
time, a phase comparison between the received signal and the regenerated range word 
sequence within the platform i s  being performed. Performance of this signal comparison 
achieves phase synchronization and enables initiation of data generation within the platform. 
After address code recognition and phase lock, the platform inhibits generation of word and 
pattern synchronization signals and begins transmission to the lRLS satellite. 
data generation and transmission, the platform transmits two platform address codes to the 
IRLS satellite to condition the data memory for reception of encoded data. The IRLS 
satellite decodes the received platform address code and inhibits generation of word and 
pattern synchronization signals, enables the data memory to record and store encoded data, 
and performs a ranging function to establish the position of the platform. 
Before actual 
A platform may encode and transmit one through six data frames containing 28 
through 168 data words (7-bits each) of information, respectively. This information, in  
conjunction with ranging and barker code information, i s  written and stored in the IRLS 
satellite data memory for subsequent readout to the GA&CS. After transmission of two 
platform address codes, 28 data words, and a third platform address code, the platform gen- 
erates a signal indicating end-of-frame. If only one data frame i s  transmitted, this end-of- 
frame signal initiates generation of a signal signifying the last frame, which, i n  turn, 
produces a turn-off command to the platform transmitter in  order to terminate platform-to- 
satellite communication. If more than one data frame i s  to be transmitted, the signal iden- 
tifying the last frame i s  not generated and the data framesequence,initiated by transmission 
of two platform address codes, i s  forwarded to the IRLS satellite. If data frame transmission 
i s  not completed within an elapsed time of 3.0 seconds, the 3-second counter in the plat- 
form automatically terminates communication between the two units. 
At the end of three seconds, the IRLS satellite data memory is placed i n  a static 
mode, the command memory prepares the IRLS satellite for the following interrogation cycle, 
and a turn-off command to the transmitter is generated. When al l  interrogation sequences 
have been performed and a l l  command information has been read out the command memory, 
a l l  ZERO'S are loaded into the storage register. 
1-9. Functional Operations. 
1-10. General. 
The equipment within the 11 R L Sbsystem performs the three basic functions of 
interrogating an unmanned data gathering platform, recording the encoded data in the IRLS 
satellite and the GA&CS, and locating the position of the platform by performance of a 
ranging function in  the IRLS satellite. The following paragraphs provide Q description of 
the three functions performed by the I R L  Subsystem. 
8 
1-1 1. Interrogation 
The interrogation function allows the lRLS satellite aboard the Nimbus spacecraft to 
communicate with any selected platform, The platform interrogation sequence i s  programmed 
for a single or successive orbits at the GA&CS site. Each platform i s  assigned a discrete ad- 
dress code consisting of a digitally coded number containing 16 bits. An interrogation com- 
mand, as stored in the satellite command memory, consists of two parts: 
a. The address code of the platform to be interrogated; and 
b. The exact time, referenced to IRLS satel l ik orbit time, that the platform i s  to 
be interrogated. 
These two requirements are met by assigning a command word to each interrogation. 
Each GA&CS command word i s  digitally coded and consists of 32-bits, 16 specify a particular 
address and the fifteen most significant bits in the second 16-bit sequence specify time of in-  
terrogation command transmission. A stable clock aboard the Nimbus spacecraft i s  used to 
control the time of execution of critical operations throughout any one orbit. This same clock 
i s  used i n  the IRLS to synchronize a counter in  order to develop a 16-bit code word corres- 
ponding to the orbit time relative to zero and i s  updated each 0.4 second of real time. The 
coding arrangement i s  simple binary coding and corresponds to the coding arrangement of each 
interrogation command word. Thus, a means of developing a time code in  the satellite that 
can be compared to any time code in  an interrogation command word i s  achieved. 
Once a platform interrogation sequence is programmed by a computer external to the 
GA&CS, a selected series of 32-bit interrogation command words i s  generated and punched 
onto paper tape. The total number of interrogation commands necessary i s  dependent upon 
the deployment of the remotely located platforms relative to the subsequent satellite orbit 
around the earth. When the IRLS satellite i s  in  communication view of the GA&CS located 
at Fairbanks, Alaska or Rosman, North Carolina, a command from the GA&CS is routed via 
the Nimbus spacecraft command system to the iRLS satellite. This command performs two 
functions : 
a. The IRLS clock i s  reset to zero time in the counter; and 
b. The IRLS communication system between the lRLS satellite and GA&CS i s  turned 
on, allowing the GA&CS to receive stored information from the satellite data memory that 
was processed during the previous orbit or orbits and to load a new sequence’of interroga- 
tion command words into the satellite command memory. 
On the Nimbus spacecraft, the IRLS satellite contains a command memory that en- 
ables i t  to store a l l  Interrogation command words transmitted by the GA&CS in order to con- 
trol the platform interrogation sequence. This command memory i s  comprised of magnetic 
cores and i s  large enough to accommodate 20 interrogation command words of 32-bits each. 
When al l  command signals from the GA&CS are received and stored in the satellite command 
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memory, communication between the two i s  terminated and the IRLS satellite aboard the 
Nimbus spacecraft initiates i t s  platform interrogation sequence During this sequence, the 
first interrogation command word received in the satellite command memory i s  read into CI 
storage register where i t  i s  divided into two distinct parts, 16-bits specifying platform ad- 
dress code and 15-MSB bits that determine the time of interrogation. The 15-bit time code 
portion i s  continuously compared to the IRLS elapsed time counter until the occurrence of a 
correlation between the two. At this time, the IRLS satellite is instructed to interrogate 
the first platform. 
of that particular platform at the rate of 1041 bits per second as a digital modulation super- 
imposed on the fundamental IRLS bit rate of 12.5-kilobits/second digital subcarrier. Trans- 
mission of the 16-bit address code continues until the platform responds or the total time 
for a complete interrogation sequence for any platform exceeds 3.0 seconds. If no response, 
the command word for the next platform interrogation sequence i s  placed in the IRLS satellite 
command-memory storage register. 
Interrogation i s  accomplished by serially transmitting the address code 
Each platform contains an address correlator that compares any incoming 16-bit ad- 
dress code with a preassigned address code that i s  hardwired in the platform before position- 
ing in a remote location. When the address correlator determines that the received address 
code matches the assigned address code, the platform energizes i t s  UHF transmitter and re- 
plies on the lRLS frequency channel by transmitting i t s  own address back to the IRLS satel- 
l i te  
The IRLS satellite receives the platform transmission and determines the validity of 
the signal through utilization of an address verification detector. If the platform address i s  
verified, the IRLS satellite switches i t s  UHF transmission to the complement of the platform 
address and relays this to the platform and also prepares the data memory to receive and 
store encoded data from the platform. 
The platform must recognize the address code complement transmission from the IRLS 
satellite before initiating transmission of encoded data. When recognition i s  achieved, data 
i s  transmitted from the platform to the IRLS satellite data memory for storage. On completion 
of an interrogation sequence, the satellite data memory stores a l l  encoded data until the 
Nimbus spacecraft receives a data readout command from the CDA. At this time, the stored 
data i s  transmitted to the memory system in  the GA&CS to be recorded for processing. 
1-12. Recording 
The data measured and encoded at the platform i s  transmitted to the IRLS satellite 
where i t  i s  stored in the data memory for subsequent readout to the GA&CS located in 
Fairbanks, Alaska or Rosman, North Carolina. The encoded data stored during any single 
orbit i s  a function of the number of platforms interrogated, the number of analog transducer 
sensing devices, and the resolution of the digitization at the platform. During each orbit, 
the IRLS satel l i te i s  capable of initiating 20 platform interrogation sequences. A total of 
73 frames of data can be stored in the satellite data memory. 
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The storage of encoded data in  the satellite data memory i s  accomplished by assemb- 
ling the data at the platform in  orderly frames of 272 bits each as shown in  Figure 4. A 
single frame consists of three data lines of the address complement code and 28 data words of 
seven bits each. A standard platform i s  capable of transmitting either one or six data 
frames,per satellite interrogation with each frame having up to 28 inputs from transducer sen- 
sing devices. The ISE i s  capable of being programmed to repeat a data frame one through six 
times. In addition to the data bits, each frame contains bit positions that contain partiy 
information when transmitted from the platform to the IRLS satellite. These vacant bit posi- 
tions are utilized at the IRLS satellite for insertion of the ranging data and timing informa- 
tion necessary for the computation of the platform location. 
The encoded data i s  transmitted digitally from the platform to the lRLS satellite at 
the rate of 1041 bits per second and loaded serially into the satellite data memory. The load- 
ing i s  controlled by synchronizing signals developed in  the satel lite digital circuits. When 
a l l  data frames from the platform are received and loaded into the data memory, the memory 
loading process in the IRLS satellite i s  terminated. Platform transmission to the lRLS satellite 
ceases after the last data frame has been transmitted and the IRLS satellite proceeds to the 
next interrogation command word cycle at the end of 3.0 seconds. 
At the completion of a programmed satellite interrogation sequence, the Nimbus Com- 
mand and Data Acquisition (CDA) station, located at the same site as the GA&CS, transmits 
a command to the IRLS satellite for the readout of a l l  data stored during the satellite-to-plat- 
form sequences. Data transfer from the IRLS satellite to the GA&CS i s  accomplished through 
the Nimbus spacecraft command system. When i t  i s  established that the communication link 
between the GA&CS and IRLS satellite i s  operating satisfactorily, a 16-bit GA&CS address 
code i s  transmitted to the IRLS satellite through the IRLS UHF channel signal ing the com- 
mencement of data transfer. Data transfer is accomplished at the rate of 1041 bits per 
second until the entire contents of the 20,000 bit memory has been read out. Figure 5 il- 
lustrates data frame structure for transmission of stored encoded data and ranging informa- 
tion from the IRLS satellite to the GA&CS. A single frame consists of a data line comprised 
of a barker code for synchronization, a data line of the platform address complement code 
for synchronization, a data line of the platform address complement code for recognition, 28 
data words of seven bits each, and two data words containing the range time code. In addi- 
tion to the data bits, each frame contains bit positions that contain parity and range code 
information which determines the location of that particular platform. 
After completion of data readout, the IRLS satellite i s  ready and capable of accepting 
new interrogation command words from the GA&CS that wi l l  determine the platform interroga- 
tion sequence of the next orbit, Figure 6A shows the information content of the format trans- 
mitted to the satellite command memory in order to program the IRLS satellite to interrogate 
up to 20 unmanned data stations. The transmitted information consists of one GA&CS address 
code and interrogation command time for individual platforms. 
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Figure 4. Platform-to-Satellite Data Frame Structure. 
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REMAINING 15 N-WORDS OF EACH DATA WORD LINE HAVE MINOR BIT VALUES OF 1001 
56739 
Figure 5. Satellite-to-GA&CS Data Frame Structure. 
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INTERROGATION COMMAND TIME = I S  RANGE WORDS 
RANGE WORD (MAJOR BIT) = 12 MINOR BITS (960 MICROSECONDS) 
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4-MlNOR BIT N-WORD 
IF RANGE WORD VALUE I S  ONE, THEN MINOR BIT VALUE OF M-WORD I S  10101100 
I F  RANGE WORD VALUE IS ZERO, THEN MINOR BIT VALUE OF M-WORD I S  O l O l O O l l  
FIRST N-WORD OF EACH DATA LINE HAS MINOR BIT VALUES OF 0110 
REMAINING 15 N-WORDS OF EACH DATA LINE HAVE MINOR BIT VALUES OF 1001 
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INTERROGATION COMMAND 
TIME 7-218.45 MINUTES 
NTERROGATION COMMAND 
IME =T-2(218.45 MINUTES) 
567.0 
Figure 6. GA&CS-to-Satellite Interrogation Command Word Structure. 
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After the input data i s  received andstored in  the data memory of the GA&CS, addi- 
tional processing i s  required to separate the'data frames. This i s  accomplished by a data pro- 
cessor in the GA&CS that sorts out data frames and assembles the data into a suitable format 
for distributio; to the appropriate agency. This output format consists of each platform's 
identification address, decoded data, time of interrogation, and additional data developed 
by the IRLS  satellite that enables platform location to be computed. Figure 6B shows a 
typical information content of the format transmitted to the satellite command memory to 
allow the lRLS satellite to interrogate platforms without being commanded at the end of each 
orbit by the GA&CS. The information content i s  comprised of one GA&CS address comple- 
ment for recognition and then alternate transmissions of the platform address code and inter- 
rogation command time for selected platforms during an elapsed time required for two orbit. 
(maximum of 218.45 minutes). The next command depicted by Figure 68 i s  an a l l  binary 
ONE'S false command inserted in order to allow the time code counter i n  the IRLS satellite 
t ime code generator to transit from full scale to zero, The following interrogation command 
times are represented by T-218.45 minutes for the maximum elapsed time required for orbits, 
The address codes for the selected platforms are transmitted in a normal manner. If more 
than four orbits are required, the false ONE'S command i s  again repeated and the interroga- 
tion command time i s  represented by T-2 (218.45) minutes. 
1 -1 3. Location 
The location of each platform, in terms of latitude and logitudinal coordinates, i s  
determined by using the geometrical relationship that exists between the IRLS satellite and 
platform which yields a mathematical solution when the distances between the two units are 
known. The IRLS provides the distance information by a range measurement technique 
described' in paragraph 1 - 20. 
Platform location i s  derived from multiple measurements of the distance between the 
Computer analysis has shown that two measurements of the 
IRLS satellite and platform and using these measurements i n  a geometrical equation. This 
geometry i s  shown i n  Figure 7. 
distance R1 and R2 are a l l  that i s  requirui3d to establish platform location. The two range 
measurements (distance) and the chord distance the IRLS satellite travels between measure- 
ments R1 and R2 defines a plane triangle in  space, intercepting the earth at the platform. 
Since the IRLS satellite ephemeris is known, a l l  sides of the triangle can be determined. In 
the IRLS, the exact time of each range measurement is recorded which, together with the lRLS 
satellite orbital parameters, allows the third side of the plane triangle to be calculated. The 
vertical projection of this triangle onto the earth's surface defines a spherical triangle having 
as i t s  vertices, the subsatellite points SS1 and SS2 along the ground track and the platform. 
Once this construction i s  complete and the coordinates of the subsatellite points am 
computed from the ephemeris data, platform latitude and longitude can be computed, 
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1-14, MAJOR CHARACTERISTICS. 
1-1 5. General. 
The following paragraphs provide ..?formation and descriptions o functions and signal 
structures necessary to the understanding of operational sequences and data generation per- 
formed between the maior equipment components to the IRL Subsystem. These discussions per- 
tain primarily to the major characteristics of the overall IRL Subsystem. 
1-16. Signal Structure. 
The structural pattern utilized in  formulating data bit trains and data words in the com- 
munication sequence between the IRLS satellite, platform, ISE, and GA&CS equipment i s  the 
range word sequence. This sequence i s  a set of 192 non-return-to zero (NRZ) bits correspond- 
ing to 16 range words comprised of 12 bits each that are generated at a 12.5 kilobit rate. 
Each 80microsecond duration bit of the sequence i s  called a minor bit and 12 minor bits 
comprise a range word. There are 16 range words, each divided into two distinct parts. The 
first eight minor bits comprise the. M-word and minor bits 9 through 12 make up the N-word. 
Each range word i n  a datu frame or communication sequence i s  transmitted at a 1.04 KB rate 
and represents a binary number called a major bit. Each 12 minor bit sequence necessary to 
generate one major bit has a total bit length of 960 microseconds. Range word information i s  
transmitted at the 1.04 KB rate by inverting or not inverting the eight minor bit M-word of 
each 12-minor bit range word pattern. Synchronization and platform-to-satellite range com- 
putation is facilitated by inverting the four minor bit N-word once during every 16 range 
words. The 1.04 KB range word transmission rate i s  derived from the fact that i t  takes 960 
microseconds to transmit the twelve 80-microsecond wide minor bits that comprise one range 
word. Thus, each range word is transmitted at the rate of 1.04 KB (1000 divided by 960) or 
one range word data bit per millisecond. 
For purposes of identification, each group of 12 minor bits i s  assigned a range word 
number n to describe its location within the sequence, where, n equals range word 1 through 
16. Also, each minor bit of the range word i s  assigned a number k to locate i t s  position in 
the word, where k equals minor bits 1 through 12. If b is a binary variable represent'ng a 
range word alue (b= binary ZERO or - binary ONEK then b i s  the value of the &minor 
bit i n  the ri ?i range word. Thus, the n'-range word could be written . 
n n n n n n n n n n  
bl b2b3b4b5b6b7b8b9bl Ob;l b;2 
Range word minor bits k 1 through k 8 are used to represent the maior bit (range word) 
value, These eight bits comprise the M-word. If the major bit value i s  a binary ONE, then 
the minor bits i n  the M-word are 10101 100 and called the reference M-word or "M". If the 
major bit value i s  binary Z M O ,  the minor bit M-word i s  the complement of the reference 
M-word, M, or 01 01 001 1 . 
Range word minor bits k 9 through K12 are used to synchronize the range word 
sequency. These four minor bits comprise the N-word and are 1001 for range words n 2 through 
n 16. The first range word i n  each 16-range word sequency has the N-word complement value 
of 01 10 or K. 
17 
1 
The time sequence of minor bit transmission is, as time increases; 
1 2 2  
12, b, I b2----- 
bl 1 1  b2----b 
With exception of the 15 bit interrogation command time, a l l  platform and GA&CS address 
and data transmission i s  in groups of 16 major bits. These major bits are coherent with the 
1 1 
12 16-word range sequence. The leading edge of minor bit b and trailing edge of b 1 
1 2  
encompasses the first major bit of any 16 bit data group, The leading edges of bits b b 1 '  1' b';, represent divisions that separate major bi t  NRZ data. b:f ----- 
1-1 7. Synchronization and Detection. 
The output from the platform receiver i s  regenerated as an NRZ signal i n  the PCM 
demodulator and bit synchronizer. A regenerated range word sequence consisting of 12.5 KB 
data i s  derived from this NRZ signal and utilized i n  the sync demodulator and correlator to 
generate synchronization signals. 
The regenerated range word sequence is synchronized (phased-locked) with the 
receiver output 12.5 KB bit frequency. The regenerated range word sequence i s  comprised 
entirely of reference M-words and the corresponding N-words and is utilized i n  the develop- 
ment of synchronization pulses i n  the following manner, 
The most recent twelve minor bits of the regenerated range word sequence are exam- 
ined to generate synchronizing signals. This set of minor bit values can be represented as 
a a a ----- a where a i s  the most recent bit. If a a a a i s  1001 or 01 10 and i f  
a -4a-5?-6a-7a -sa -9a,l Oa-l 1 i s  001 101 01 or 1 1001 01 0, then i t  i s  assumed that a. =b,; 
0 -1 -2 -1 1 0 0 -1 -2 -3 
n 
a =b 
achieved. Whenever a a a a i s  01 10 and a-4a-5a-6a-7a_8a-9a-, Oa-l 0 -1 -2 -3 
11001010, then it i s  assumed that a i s  the value of minor bit 12 i n  range word one and 
pattern synchronization has been achieved. 
etc. , where n equals range words one through 16 and word synchronization i s  
i s  001 101 01 or -1 12' 
0 
If phase lock i s  not achieved i n  the platform bit synchronizer before occurrence of the 
platform address sync pulse, a logic ZERO error threshold level from the bit synchronizer in- 
hibits data frame generation. The address sync pulse applies a preset voltage to the last stage 
of the platform address register and digital multiplexer causing the output of that stage to re- 
main at a constant logic ONE level. 
This results in the generation of a modulated data stream of repeated logic ONE's 
unti I phase lock (synchronization) between the receiver output and the regenerated range 
word sequence i n  the synchronizer. When this occurs, the error threshold output from the 
bit synchronizer attains a logic ONE level, indicating that phase lock has been achieved, 
and removes the preset voltage from the platform address register and digital multiplexer and 
initiates data frame transmission. 
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1.18. Data Handling. 
The /&range word digital sequence i s  utilized as the RF carrier modulation signal for 
a l l  transmissions between the satellite, platform, ISE , and GA&CS. For transmission of PCM 
telemetry signals , the sequence also serves as a digital subcarrier that is further modulated to 
represent the data 
12-minor bit range word. A range word value of ONE is represented by the M-word bit pat- 
tern 10101 100, and a range word value of ZERO i s  represented by the M-word complement or 
0101001 1 . 1 
and at a frequency of  1.04 KB which i s  the repetition rate of M-words. The modulation must 
be inhibited during the period of time of the N-word, which is the last 320 microseconds 
(four minor bit times) of each of the 16 range words so that the N-word i s  not modulated. 
the aid of an unmodulated reference signal that i s  comprised of the M-word complement in 
synchronism with the received modulated 12.5 KB subcarrier. This signal i s  generated by using 
the unmodulated N-words that are received from the RF l ink as synchronizing data to allow re- 
generation of the range word sequence. As previously discussed , a phase-lock operation in 
the bit synchronizer provides synchronization of the regenerated range word sequence with 
the received 12.5 KB phase and frequency. 
Data modulation is accomplished by operating upon the 8-minor bit M-word of each 
The digital data that modulates the 12.5 KB digital subcarrier must be synchronized 
Demodulation of the modulated subcarrier after RF transmission i s  accomplished with 
1.19 Platform Acquisition. 
transfer can be initiated. Identification and verification of synchronization are accomplished 
through the use of a platform address code comprised of 16 range words. Each platform i s  
assigned i t s  own discrete digitally-coded 16-range word address which i s  hardwired in the 
address and address correlators . The arrangement of address code words is specified in such a 
manner that the address of each platform differs from a l l  others in at least three words , contains 
at least three logic ONE values , is not the complement of another platform address , GA&CS 
address , or barker word, and i s  not cyclic. This assures maximum security against wrong 
platform response to a satellite interrogation 
The IRLS satellite, when the stored interrogation command time in the command 
memory i s  coincidence with elapsed orbit t ime , transmits the stored platform address code 
contents of the command memory as a 1.04 KB modulation of the 12.5 KB range word sequence. 
On reception of the transmitted address, the platform regenerates the range word sequence 
andperforms a correlation between this sequence and a hardwired address code in the address 
and address correlators. If correlation between the transmitted address and hardw ired ad- 
dress isachieved, the platform retransmits the address back to the IRLS satellite * 
Reception of the address code by the IRLS satellite indicates that the platform i s  
operating and capable of communication. The IRLS satellite verifies that the platform add- 
ress code contents of the command memory i s  identical to the received address code, achieves 
phase synchronization with the received address code , and transmits the address complement 
(address) back to the platform. When the address code i s  recognized by the platform , data 
Acquisition of a platform requires identification and timing synchronization before data 
. 
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frame generation i s  initiated provided phase synchronization between the receiver input 
and the regenerated 12.5 KB data has been achieved i n  the PCM demodulator and bit 
synchronizer. With minor exceptions, the IRLS satel lite-to-GA&CS acquisition sequence 
i s  accomplished i n  an identical manner. The exception being that the GA&CS address 
code transmission from the satellite i s  compared and verified with a G A K S  address code 
stored in the GA&CS digital data processor. 
1-20. Ranging. 
The distance between the IRLS satellite and a platform is measured by determining 
propagation time of the RF signal. The lRLS satellite modulates i t s  RF carrier with the 
range word sequence. The platform receives this input and retransmits i t  back to the IRLS 
satellite. The IRLS satellite determines the time shift between received and transmitted 
sequences, a quantity that i s  directly related to distance by the propagation velocity of 
approximately 0.162 nautical mile per microsecond. A binary-coded number, representing 
the measured propagation delay time, is stored by the IRLS satellite for later transfer 
to the GA&CS with the encoded platform data. 
The binary-coded range number i s  developed by counting the cycles of a 1.6-mcps 
clock output from the Nimbus spacecraft as follows. When a platform address complement 
i s  recognized by the IRLS satellite and phase-lock of the satellite bit synchronizer i s  
complete, the counter i n  the satellite range detector i s  permitted to count 1.6-mc 
transitions. When the corresponding point i n  the sequence being generated and transmitted 
by the IRLS satellite i s  reached, the range detector counter ceases operation. The gener- 
ated count code is a representation of the total communications link propagation delay 
including fixed delays in the IRLS satellite and the platform. The code count can be 
readily converted to a one-way range by the formula shown in Figure 8. As shown on the 
illustration, the one-way range may be calculated in  either nautical miles or kilometers 
in relationship with the range code. Due to the complex natwreof the propagationvelocity, 
the constant K i s  an approximation. An exact propagation constant may be calculated by 
knowing the index of refraction of the troposphere, the ionosphere, and the attack angle. 
In the event that the computed one-way range i s  less than the orbital altitude, it i s  necessary 
to add 1065.17 nautical miles or 1972.6 kilometers to the range to compute the actual 
one-way range. 
1-21. Satellite and Platform Time Delays. 
The IRLS satellite and platform have an inherent time delay of approximately 1.10 
milliseconds. This time delay i s  an accumulaton of microsecond delays through the func- 
tional logic and receiver circuits and varies with individual units of equipment. Inherent 
delay information wi l l  be forwarded to the user agency prior to equipment utilization. 
1-22, Redundant Transmitter Turnoff and Operational Modes. 
Provision i s  incorporated into the IRLS satellite to deenergize the transmitter i f  the 
communication link between the IRLS satellite and GA&CS or platform cannot be satisfied 
and data transfer cannot be accomplished. During the satellite-to GA&CS sequence, this 
event would occur after the transmitter i s  energized due to reception of a spacecraft turn- 
on command from the CDA. Coincident with turn-an, \he time code generator in  the IRLS 
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satellite i s  reset which, in turn, starts a 10-second elapsed time counter. After 10 sec- 
onds, the GA&CS address decoding and verification process is  sampled to  detect verifi- 
cation. If the address code cannot be decoded due to bad input data or a malfunction, a 
turn-off command automatical ly  deenergizes the transmitter. 
During the satel I ite-to-platform sequence, this event would occur after the satel I i te 
transmitter i s  energized due to time coincidence between the interrogation command time 
stored in  the satellite command memory and the IRLS elapsed time. Coincident with 
transmitter turn-on, a three second counter i s  enabled which, at the end of 3.0 seconds 
maximum, generates a transmitter turn-off command. This operation does not involve 
recognition of the platform address or a-code patterns and i s  independent of data. 
reception 
Provision i s  also incorporated into the platform to deenergize the transmitter i f  
data frame transmission i s  not completed. This event would occur i f  the transmitter were 
energized due to recognition of a platform address and i t  did not recognize an address 
complement. As in  the satellite, coincident with turn-on, a three-second counter i s  also 
enabled which, at the end of 3.0 seconds maximum, generates a transmitter turn-off signal. 
Generally, the platform transmitter in the ISE i s  essentially a passive instrument 
that the telemetry transmitter i s  normally in  a continuous standby operational mode. During 
this mode, the filaments of the transmitter power amplifier output tube remain energized to 
assure a transmitter turn-on time of less than 100 milliseconds when a transmitter ON 
command places the platform equipment in an operational mode. In order to prevent damage 
to the telemetry transmitter, a minimum warmup time of 120 seconds i s  required prior to 
application of a transmitter ON command. The transmitter ON command i s  derived from 
detection of the correct platform address code as received from satel l i te transmission. The 
platform equipment functions in  the operational mode for a maximum of 3.2 seconds or 
until one platform interrogation sequence i s  terminated, whichever i s  shorter. At this time , 
a transmitter OFF command i s  initiated which returns the platform equipmenit0 i t s  standby ' 
operational mode. The telemetry receiver operates continuously to provide uninterrupted 
monitoring for transmission of address codes to initiate another interrogaticdn. 
1-23. Blind Orbit Capability. 
The blind orbit capability of the IRL Subsystem i s  defined as the capability of the 
IRLS satel l i t e  to perform platform interrogation sequences without feception of commands 
from the GA&CS over a predetermined number of orbits. 
the satel l i te command memory must receive appropriate platform address codes and 
interrogation command times from the GA&CS (Figure 6B) during a GA&CS-to-satellite 
interrogation sequence. 
following paragraphs allows the maximum elapsed time capability (218.45 minutes) of the 
satellite time code generator to be extended to compensate for additional orbits. 
In order to accomplish this action, 
Programming the command memory for the reasons described i n  the 
The time code generator in the 
counting elapsed time to a maximum of 
nominal one-orbit time of 107 minutes, 
. *  
satellite data and ranging module i s  capable of 
218.45 minutes. With this restriction and using a 
the maximum number or orbits allotted within the 
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capability of the time code generator i s  two with 4.45 minutes allotted for slight deviations. 
Generation of a time coincidence between the interrogation command time from the satellite 
command memory and the elapsed time in the time code generator initiates each platform 
interrogation sequence. Thus, i f  the maximum two-orbit t ime capability i s  to be overrun, 
i t  i s  possible to program the command memory to permit a greater number of orbits by inser- 
tion of a false 16-bit command and insertion of an interrogation command time represented 
by T-218.45 minutes. 
Programmed interrogation command times greater than the maximum two-orbit time 
of 218.45 minutes are represented by T-218.45 minutes while commands representimg times 
greater than the maximum four-orbit time of 2(218.45 minutes) i s  represented by T-2(218.45) 
minutes. As previously mentioned, the time of 218.45 minutes i s  the ful l  count of the time 
code generator. Thus, in  order to utilize the additional orbit capabilities of the time code 
generator after a transition from full-scale-to zero, i t  is necessary to insert a false command 
of al l  binary ONE's (full -scale) in the command memory prior to the first valid interrogation 
command time that exceeds 218.45 minutes. Therefore, it is possible to extend the capability 
of the satellite time code generator tofunction for as many orbits as required i f  the following 
procedure i s  utilized. 
a. Base al l  programmed interrogation command times on the termination of the 
satellite data memory R E A D  mode. 
b. If the interrogation command time i s  greater than the elapsed time required for 
two orbits (218.45 minutes or full scale of the t ime code generator1 program T-218.45 min- 
utes in the 16-bit portion of the 32-bit interrogation command word transmitted to the I R L S  
Satellite. 
c. In order for the time code generator to recognize T-218.45 minutes, i nsert a 
false command of al l  binary ONE's immediately proceeding the first interrogation command 
time exceeding 218.45 minutes. 
d. If an interrogation command time i s  greater than the elapsed time required for 
four orbits 2(218.45 minutes) or two cycles of the time code generator, program T-2(218.45) 
minutes in  the 16-bit portion of the 32-bit interrogation command word, preceeded by false 
16-bit word command of al l  binary ONE's. 
13,100 seconds, except for the full-scale false command immediately preceeding the 16-bit 
time command. 
e. In al l  cases, no interrogation command time wi l l  be greater in magnitude than 
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SECTION I I  
FUNCTION AND 
PHYS I CA L D ESCR I PT I ON 
a 
2-0. FUNCTl.ON AhD PHYSICAL, DESCRIPTION. 
2-1, ISE FUNCTION. 
The primary objective of the Integration Support Equipment i s  to provide a method of 
monitoring IRLS satel I ite operation for proper functional capabilities and correct operating 
parameters prior to incbrporating the satellite into the Nimbus Spacecraft or immediately 
prior to launch during preflight checks of the launch vehicle. A secondary, but not in the 
least unimportant, objective of the ISE i s  to provide a removable and easily-handled self-test 
facility for operation verification of the IRLS platform equipment during field installation or 
f ield maintenance. The ISE implements these objectives by having the capability of function- 
ing in three similar modes of operation, Each mode i s  self sufficient and capable of perform- 
ing its assigned task with a high degree of reliability. With proper switch programming, the 
first mode allows the ISE to function with the satellite transmitter output connected directly 
to the ANTENNA PORT connector located on the rear panel of RF control 1A6. The correct 
positioning (30 DB) of the INITIAL ATTENUATION switch on the front of RF control 1A6 
permits attentuation of RF power from both the ISE and satellite transmitters by inserting two 
fixed 15 db power attenuators and a 0-109 low-power variable attenuator into the signal 
path. 
With a GFE loop-vee, crossed dipole, or other antenna configuration complying with 
performance requirements connected to the ANTENNA PORT connector, this mode also 
facilitatesoperational checkout of a satellite in close proximity to the ISE. As previously 
mentioned, the close proximity checkout is usually accomplished during preflight checks of 
the launch vehicle. The second mode is the normal satellite-to-platform interrogation se- 
quence, via the transmission link, thatisperformed as the IRLS satellite orbits the earth 
aboard the Nimbus Spacecraft. Proper programming of the front-panel switches on the ISE 
i s  blso necessary for this mode. The third mode i s  the self-check mode in which the ISE 
determines, on a GO/NO GO basis, the operational capability of the IRLS platform mounted 
in RF control 1A6 or any other IRLS platform. This mode must also be programmed by re- 
positioning front-panel switches on analog control 1A4, self-check 1A5, and RF control 1A6. 
In performance of the self-check, the ISE verifies that the platform transmits a correct 
address code, that it transmits three address complements per data frame, that the data words 
(including parity) are correct according to a preselected code, and that the correct number 
of data frames are transmitted, Verification of these parameters results in a GO indication 
on self-check 1A5 while a malfunction in  any one parameter causes a NO GO indication. 
2-2. PHYSICAL DESCRIPTION. 
2-3. General. 
The Integration Support Equipment system i s  a self contained test unit mounted in a 
movable electrical equipment cabinet containing a standard 19-inch equipment rack. The 
equipment cabinet housing the system components i s  78.5 inches high, 25 inches wide, 25.5 
inches deep, and mounted on 3.5-inch casters for portability. Each cabinet contains the ISE 
platform, self-check electronics, and the standard test equipment necessary to maintain the 
ISE and provide the necessary functional tests to confirm proper operation of the IRLS. A 
ut i l i ty storage drawer, a retractable writing surface, and a blower to maintain ambient 
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temperature within the cabinet are also provided. Access to the rear of the system subassem- 
blies is gained through a full length rear door. 
The two system configurations are illustrated in Figure 9 and Figure 10. System 1 is 
identical to Systems 2 and 3 with the exception of a digital counter (1Al) included in 
System 1 (517532-Gl) only. The remaining equipment contained in each ISE rack are power 
meter and voltmeter 1A2, IRLS time delay simulator 1A3, analog control panel 1A4, self- 
chkck assembly 1A5, RF control unit containing the ISE platform 1A6, recorder 1A7, power 
supply 1A8, centrifugal fan 1A9, and AC distribution panel 1A10. The AC distribution 
panel i s  located in the rear of the cabinet behind the meter rack adapter 1A2. Drawer type 
chassis are mounted from the front and rest on nylon covered angle mounting brackets within 
the cabinet. Al l  units are then secured to the rack w i th  phillips-head machine screws through 
their respective front panels. Semipermanent interface and power connections are made at 
the rear of the system via the access door. A slotted wire duct i s  provided on the left-hand 
side within the cabinet for a l l  intrarack wiring and cabling, and an AC power strip (1Al l)  i s  
located on the right-hand side for al l  equipment power connections. Detailed physical 
characteristics are summarized in Table 1 . The following paragraphs describe the physical 
characteristics of Radiation-built subassemblies contained in the ISE. This equipment includes 
the IRLS platform contained in the RF control unit, analog control panel 1A4, self-check 
unit 1A5, RF control unit 1A6, and AC distribution panel 1A10. Standard test equipment 
included in the system i s  mounted in rack adapters where necessary to fit the 19-inch equip- 
ment rack. The standard equipment are the following: 
a. Electronic Counter HP5245L (517532-6 1 Configuration only) - 1Al 
b. Electronic Voltmeter HP410C and Power Meter HP431C - 1A2 
C. Event Recorder, Sanborn Model 361 - 1A7 
d. Power Supply, Sorensen Model QB28-8 - 1A8 
Physical and electrical characteristics are fully described in the individual manufacturers' 
equipment manuals supplied with the system. Any unequipped sections of the ISE are fitted 
with appropriate blank panels to completely enclose the system and provide a finished 
appearance to the front of the system. 
2-4. ISE Platform. 
2-5. General. 
The ISE platform i s  located within RF control unit 1A6 and comprises four modules: 
PCM/FM UHF transmitter/diplexer module Al, PCM/FM UHF receiver module A2, data 
and ranging module A3, and power control and distribution module A4. The modules are 
mounted on the rear panel of the RF control unit and extend into the unit. Access to the 
four modules is gained through the rear access door of the system cabinet. Opening the door 
exposes the mounting sides and cable connectors of the modules. Mounting arrangements for 
the modules position transmitter/diplexer module A1 in the extreme left position of the 
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1. Electronic Counter 1A l  
2. Electronic Voltmeter 1A2 
3. RF Power Meter 1A2 
4. IRLS Time Delay Simul 
5. Analog Control 1A4 
6. Self Check 1A5 
7. RFControl 1A6 
8. Writing Surface 
9. Event Recorder 1A7 
10. Power Supply 1A8 
11. Storage Drawer 
12. Blower 1A9 
13. AC Power Strip 
14. 
15. 
16. 
ator 1A3 17. 
18. 
19. 
20. 
21. 
22. 
23. 
24. 
25. 
AC Distribution lA lO  
Analog Control Terminal Boaid lA3TB1 
Self Check Terminal Board 1A5TB1 
Data and Ranging 1A6A3 
Power Control and Distribution 1A6A4 
ANTENNA PORT Connector 1A6J4 
Transm i tter/Di p l  exer 1 A6A 1 
Receiver 1A6A2 
DC Power Cabling 
Power Supply Terminal Board lA8TBl 
Blower 1A9 
Primary Power Connector 1 J 1 
62204 
Figure 9. Integration Support Equipment 51 7532-G1, Front and Rear Views. 
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I. ticctronic Voltmeter 1P2 
2. ARU~:XJ C w t i o l  1A4 
it. S c l i  C:m:k 1A5 
6. 2 F  Cnniiol lA6 
i .  Writing Surfoce 
8. Fvcnt Recordel 1P.7 
Y .  Po;uei Supply lA8  
IO.  Storoyt. Drowel-. 
I I .  Elcwer 1A9 
12. AC P:Y+. Strip 
13. AC Distributiun l A l O  
14. 
16. l h t o  alid Ro*:ging 1AbA3 
17. 
18. 
1 9. 
20. Receivel- lA6A2 
21.  DC Powei Cobling 
22. 
23. Blowei 1A9 
2L. 
Awlog Co::tiol Teirriiriol Bourd 1A3TEI 
1 A2 15. Self Check Tetmintil Boord 1A5TBl 
Powsr Control and Distribution 1A6A4 
ANTENNA PORT corwector 1 A6J4 
T i  orismi t ter iD ipl exer 1 A6A 1 
Power Supply Terminal Booad lA8TB1 
Primary Power Connector 1 J I  
62203 
Figure 10. Integrat ion Support Equipment 517532-G2, Front a n d  Rear Views. 
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Tuble 1. Physical Characteristics 
Unit 
Equipment Rack 
Electronic Counter 1Al 
(517532-G 1 Configuration Only) 
E lec troni c Voltmeter 1A2 
Power Meter 1A2 
Characteristics 
Dimensions 
Height: 78- 1/2 inches 
Width: 25 inches 
Depth: 25- 1/2 inches 
Portability: 3- 1/2 inch casters 
Finish 
Primer: Zinc chromate per MIL-P-8585 
(E5 1 1 1-900024) 
Finish Coat: Enamel, lisht-gray, semigloss 
per TT-E-529, class €3 
(E$ 850034), color c l ip No. 
26314 
Dimensions 
Height: 5- 1/4 inches 
Width: 19 inches 
Depth: 16- 1/2 inches 
Weight: 32 pounds (less Model 5253B Fre- 
quency Converter) 
Frequency Converter Weight: 5 pounds 
Environment: 25OC to 4OoC at 50-95 percent 
relative humidity for five days 
Dimensions 
Height: 6-1/2 inches 
Width: 5-1/8 inches 
Depth: 11 inches 
Weight: 8 pounds 
Dimensions 
Height: 6-3/3? inches 
Width: 7-25/32 inches 
Depth: 12 inches (including controls) 
Weight: 7 pounds 
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Table 1 . Physical Characteristics (Continued) 
Unit 
IRLS Time Delay Simulator 1A3 
Analog Control 1A4 
Self Check 1A5 
RF Contro 1A6 
characteristics 
Dimensions 
Height: 3- 1/2 inches 
Width: 17 inches (19 inches with front 
pane I) 
Depth: 7 inches 
Finish 
Primer: Zinc chromate per MIL-P-8585 
(ESl 1-900024) 
Finish Coat: Enamel, light-gray, semigloss 
per TT-E-529, color chip 
No. 26314. 
Dimensions 
Height: 3-1/2 inches 
Width: 19 inches 
Depth: 1-1/2 inches 
Depth with cable connector: 4-1/2 inches 
Dimensions 
Height: 9 inches 
Width: 17 inches (19 inches with front 
pane I) 
Depth: 12 inches 
Weight: Approximately 25 pounds e 
Finish 
Primer: Zinc chromate per MIL-P-8585 
(ES 11 1-900024) 
Finish Coat: Enamel, lightt-gray, semigloss, 
per TT-E-529, color chip 
26314. 
Dimensions 
Height: 10- 1/2 inches 
Width: 17 inches (19 inches with front 
panel) 
Depth: 19- 1/2 inches - 
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Table 1 Physical Characteristics (Continued) 
Unit 
RF Control 1A6 (Continued) 
Transmi tter/Diplexer 1A6A 1 
Receiver 1A6 A2 
Data and Ranging 1A6 A3 
30 
1 
Characteristics 
Finish 
Primer: Zinc chromate per Mlt-P-8585 
(ES 11 1-900024) 
Finish Coat: Enamel, light-gray, semiglost 
per TT-E-529, color chip 
263 14. 
Dimensions 
Height: 4 inches 
Width: 6 inches 
Depth: 6-1/2 in  ches 
Weight: 7 pounds 
Construction: Aluminurn 
Fin ish : E I ec tro I ess n ic  ke I 
Dimensions 
Height: 2 inches 
Width: 6 inches 
Depth: 6-1/2 inches 
Weight: 2.5 pounds 
Construction: Aluminum 
Finish : E I ec troi ess ni c ke I 
Di mens ions 
Height: 4 inches 
Width: 6 inches 
Depth: 6-1/2 inches 
Weight: 4.0 pounds 
Construction : Chromate treated a luminum 
Table 1 . Physical Characteristics (Continued) 
Power Control and Distribution 
1A6 A4 
Writing Surface 
Event Recorder 1A7 
Storage Drawer 
Centrifugal Fan 1A9 
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Characteristics 
Dimensions 
Height: 2 inches 
Width: 6 inches 
Depth: 6-1/2 inches 
Weight: 2.9 pounds 
Construction: Chromate treated aluminum 
Dimensions 
Height: 2 inches 
Width: 19 inches 
Depth: 21 inches 
Dimensions 
Height: 8-3/4 inches 
Width: 19 inches 
Depth: 14-11'2 inches (15- 1/4 inches 
including controls) 
Environment: O°C to 5OoC 
Dimensions 
Height: 7 inches 
Width: 19 inches 
Depth: 18-3/4 inches 
Dimensions 
Height: 5- 1/4 inches 
Width: 19 inches 
Depth: 7 inches 
Bearings: Ball 
Finish 
Housing: Gray hammertone enamel over 
zinc-chromate primer 
Grill: Chrome-plated cold-rol led steel 
Table 1. Physical Characteristics (Continued) 
Unit 
AC Distribution 1AlU 
Characteristics 
Dimensions 
Height: 7-1/2 inches 
Width: 19 inches 
Depth: 5-1/2 inches 
Finish 
Primer: Zinc chromate per MI L-P-8585 
(ES 1 1  1-900024) 
Finish Coat: Enamel, Iight-gray, semigloss 
per TT-E-529, color chip 
263 14 
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mounting hole, receiver A2 in the left center position, power control and distribution mod- 
ule A4 in the right center position, and data and ranging module A3 in the extreme 
right position. They are mounted and secured to the chassis rear panel through mounting 
holes in flanges around the upper portion of each module housing. Floating hardware i s  used 
for mounting the modules to facilitate installation. This method of mounting permits connec- 
tor receptacles to be positioned outside the RF control unit and faci ates cable connection 
and removal and replacement of individual modules without disturbing the remaining units 
and without removing the complete RF control unit from its rack position. 
2-6. Data and Ranging Module. 
The data and ranging module used in the ISE platform is a modified version of the 
one data frame configuration used in the IRL Subsystem. Modification to the module permits 
one to six frames of data to be transmitted by the platform during any particular test. The 
number of data frames to be used i s  manually programmed with a six-position rotary switch 
located on the self-check front panel. Each frame contains 28 switch selected signals which 
originate at an analog source located in  the self-check unit. The analog signals are then 
switched either to an internal analog source or external source for each of the 28 channels 
at the analog control panel. Mechanically, the data and ranging module i s  secured by four 
mounting screws and comprises an aluminum housing assembly, three internally mounted 
printed-circuit cards, and three externally mounted connector receptacles. It i s  4 inches 
high, 6 inches wide, 6.5 inches long, and weighs approximately 4 pounds. The aluminum 
housing consists of separate side, top and bottom, and end plates with flange mounting holes 
that permit individual pieces to be molded together. Inside the housing, the three printed- 
circuit cards are evenly distributed and protected by rigid polyurethane foam which i s  used 
for potting the electrical components. Al l  external connectors are front mounted to the top 
panel for easy access. Refer to Table 1 for a detailed tabulation of the physical character- 
istics. 
2-7. Power Control and Distribution Module. 
The power control and distribution module housing is also constructed of aluminum 
and i s  2 inches high, 6 inches wide, 6.5 inches long, and weighs approximately 2.9 pounds. 
Mechanically, it i s  constructed identically to the data and ranging module. The housing 
contains two printed-circuit cards and has three front mounted external connector re- 
ceptacles. This module i s  secured to the rear panel of the RF control unit with two mounting 
screws through the mounting flange. In the mounted position, the three connectors are 
exposed for easy access. Refer to Table 1 for a detailed tabulation' of the module physical 
characteristics. 
2-8. Transmitter/Diplexer Module 
The transmitter/diplexer module i s  constructed of aluminum and is 4 inches high, 6 
inches wide, 6.5 inches long, and weighs 7 pounds. Two crimp type and two coaxial TNC 
type connectors are mounted on the face of the housing assembly in conjunction with a 
valve ut i l  ized for pressurization. Al l  connectors are easily identified by reference designator 
markings on the housing. The two crimp type connectors provide data, command, and power 
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inputs and telemetry point outputs. The TNC connectors provide the antenna input and 
output to the PCM/FM UHF receiver module. The transmitter module i s  secured to the 
RF control unit chassis by four screws through the two mounting flanges. Removal of the 
top cover plate from the housing assembly exposes the functional circuits that consist of a 
solid-state driver, power amplifier, diplexer, dc-to-dc converter, pressure transducer, 
power amplifier temperature transducer, and a solid-state driver thermistor. Refer to 
Table 1 for the detailed tabulation of physical characteristics. 
2-9. Receiver Module. 
The receiver module is constructed of aluminum and i s  2 inches high, 6 inches wide, 
6.5 inches long, and weighs 2.33 pounds. The mechanical housing assembly comprises a 
maior assembly and three covers that are secured to the top of the maior assembly. Each 
cover i s  secured by four phillips-head screws and provides protection to three of the four 
main functional units. Two crimp type connectors, two TNC type connectors, and one twin 
axial type connector are secured to the front panel of the housing and are easily identified 
by reference designator markings. The two crimp type connectors provide input operating volt- 
ages and telemetry outputs and the coaxial TNC connectors provide the input from the trans- 
mitter/diplexer module and the video output to the data processing circuits in the data and 
ranging module. The twin axial connector provides a 25 megacycle output for receiver sig- 
nal-to-noise calibration and use as a relative signal strength indicator. The receiver i s  
mounted to the RF control unit rear chassis plate with two screws through the mounting flanges 
on the housing assembly. Removal of the three top covers from the maior assembly exposes the 
functional circuits within. The circuits are segregated into three sections: IF  section, RF 
section, and discriminator and video amplifier section with an internal thermistor. The re- 
ceiver module also contains a dc-to-dc converter located in the maior assembly. 
2-10. IRLS Time Delay Simulator. 
The IRLS time delay simulator (1A3) i s  a customer-supplied unit of equipment designed 
and constructed for installation in a standard 19-inch equipment rack. The unit is contained 
in an enclosed chassis 3.5 inches high, 17 inches wide, and 7 inches deep with a 3.5 - by - 
19-inch front panel drilled for screw mounting. The unit i s  moGnted with four phillips-head 
screws through the front panel. Three BNC connectors are mounted on the rear panel and 
duplicated on the front panel. Once the unit i s  mounted, either set of connectors may be 
used. These BNC connectors provide access for the NRZ and 1 2 3  KC clock inputs and the 
delayed output signals. In addition, the front panel has an 1 l-position rotary switch gradu- 
ated and labelled from 0 to 2000 microseconds with steps 2 through 11 ranging from 1280 to 
2000 microseconds in 80-microsecond increments for time delay selection, and a POWER ON/ 
OFF switch and pilot indicator. A l l  controls and switches are easily identified with the appro-. 
priate designators. In addition to the three connectors, the rear panel contains an &screw 
connection terminal strip and the AC power cartridge-type fuse mounting. 
2-1 1. Analog Control Panel. 
The analog control panel (1A4) i s  3.5 inches high, 19 inches wide, and 1.5 inches 
deep, and it; prepared for a 4-screw mounting in a standard 19-inch equipment rack. The 
complete assembly, with cable connector mounted, extends 4.5 inches into the rack. The 
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front panel accommodates 28 sets of 1 toggle switch and 2 test jacks, one combination for 
each data channel input. The toggle switches are labelled INT (internal) and EXT (external) 
denoting the external analog source. External analog inputs may be inserted via the respective 
INPUT test jack, At the rear of the assembly, a 24-inch cable i s  permanently affixed to the 
panel stiffeners, and the conductors are terminated at the switches. The other end of the 
cable is  split and terminated into two 61-pin electrical plug connectors. This cable connects 
the analog control panel switches to the self check assembly and carries the 28 switch selec- 
ted analog signals to the seIft=heck,and the analog input from the self-contained analog 
source in the selfcheck. 
2-12 Self-check Unit. 
The self-check unit (1A5) i s  contained in a removable drawer type chassis 9 inches 
high, 17 inches wide with a 19-inch front panel, and extends 12 inches into the cabinet. 
The drawer type chassis i s  slide mounted into the cabinet and secured with eight phillips- 
head machine screws through the front panel. Handles are provided on the front panel to 
facilitate removal and transportability. The entire unit i s  enclosed with top and bottom 
covers secured to the chassis side panels with machine screws. With the self-check unit 
removed from i t s  rack position, the top cover plate can be removed, thus exposing the func- 
tional components within the drawer. The functional components comprise the self-check 
logic, attenuator AT1 , and oscillator assembly Y2 mounted in a fabricated card tray located 
through the center of the drawer. Two additional attenuators, AT2 and AT3, are mounted 
on the rear panel and a plug-in relay assembly (K l )  i s  located on the inside left panel in 
a tube socket mounted on the panel. A retainer bracket i s  bolted to the relay mounting 
bracket and must be removed prior to replacing the relay. The maior self-check functional 
circuits are contained on plug-in printed-circuit logic cards A1 through A10 and are 
exposed for replacement after removing the top cover plate of the drawer. The circuits on 
these cards are power supply A1 , lamp drivers and analog source A2, S-meter and event 
recorder amplifier A3, range pattern logic A4, address register A5, error detector Ab, and 
address and data correlator A7 through A10. The self-check front panel accommodates the 
necessary switches and indicators for self-check programmi- and monitoring. Programming 
i s  accomplished with 16 toggle switches located in the upper left-hand corner of the panel. 
These switches are used to select the 16-bit address code and each i s  appropriately labelled 
in binary notation Three rotary switches, also used for programming, are located adjacent 
to the ADDRESS switches. The three switches are located veritcally on the right center of 
the panel and comprise the 3-position MODE, 6-position FRAME, and 3-position ANALOG 
SCALE switches. For monitoring purposes, a panel of 32 test points i s  located directly below 
the ADDRESS switches and a STATUS grouping i s  located on the extreme right hand side of 
the front panel. The STATUS grouping comprises the GO/NO GO indicators and a manual 
RESET pushbutton. The lower right-hand corner of the panel contains the POWER ON/OFF 
switch. The rear of the self-check chassis contains a l l  the input/output connectors, JlOl 
through J110, to and from the unit. Connectors J l0 l  through J107 are N-type connectors, 
except J 104. which provide interconnection between the RF control unit and the self-heck. 
J104 i s  a MICRODOT type connector which provides the power input to the internal logic 
circuits. Connectors J108 and J109 accept the twin 61-pin plug connectars from the 
analog control panel cable assembly. Connector J110 is a 19-pin connector attached to the 
S-meter and event recorder logic providing the inputs and outputs between the self-check 
and RF control unit e 
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2-13. RF Control Unit. 
The RF control unit (1A6) i s  contained in a drawer type chassis 10.5 inches high, 
17 inclres wide with a 19-inch wide front panel, and extends 19.5 inches into the cabinet, 
The drawer type chassis is slide mounted on angle brackets within the system cabinet and 
secured with eight Phillips-head machine screws through the front panel. The RF control 
assembly contains the IRLS platform which i s  inserted through an aperture 6 inches high and 
12 inches wide in the rear panel and secured to floating hardware welded to the panel. The 
platform i s  thus accessabie from the rear of the system without removal of the RF control unit. 
A l l  platform connectors and one 19-pin connector (J3) are located at the rear of the unit. 
N o  connections to the platform are made within the drawer. Connector J3 provides an outlet 
for the signal leads between the S-meter on the drawer panel and the S-meter and event re- 
corder logic in the self-check unit. Components within the drawer are accessible through 
the top of the unit once the drawer i s  withdrawn from the cabinet. These components are the 
IRLS platform modules, the 15DB attenuator AT2 located in the center, the directional caup- 
ler mounted on the right side wall, and the backs of a l l  panel-mounted switches, connectors, 
and meter. The front panel provides a mounting area for three rotary switches, a vernier con- 
trol, the S-meter, and two type N connectors. Of the three rotary switches, one i s  located 
in the upper left hand section of the front panel. This i s  a 2-position rotary switch for a 
coarse attenuation selection of 0 DB and 30 DB and i s  associated with a VERNIER ATTENUA- 
TION control mounted directly below it. The VERNlER ATTENUATION control (AT1) i s  a 
turret attenuator with a range from 0 DB to 109 DB. The second rotary switch i s  a 3-position 
RANGE select switch associated with the S-meter on the upper center of the panel. The 
RANGE switch i s  capable of selecting a LOW, MID, or HIGH range scale. The third rotary 
switch i s  the 2-position RF MODE select switch, and i t  i s  located in the upper right hand 
section of the front panel. Operation of this switch selects either PLATFORM or SELF-CHECK 
operating modes. Located directly below the RF MODE switch are two type N connectors 
for DIRECTIONAL COUPLER OUTPUTS. One connector, RF POWER, i s  connected to the 
output of the 20 DB attenuator AT3, and the other, COUNTER, i s  the output connector for 
the directional coupler DC 1 within the unit drawers 
2-14. AC Distribution Panel. 
The AC distribution panel (lA10) i s  an enclosed panel-mounted chassis 7.5 inches 
high, 17 inches wide, and 5.5 inches deep mounted on a 19-inch wide front panel. Access 
to the panel assembly i s  gained through the rear cabinet door. The panel i s  located directly 
opposite meter rack adapter 1A2 and secured to the equipment rack with four phillips-head 
machine screws. The front panel provides a mounting surface for a circuit-breaker type ON/ 
OFF switch, an elapsed-time meter, and a power relay located within the chassis. Removal 
of the top plate exposes the internal switch and meter connections and the panel-mounted 
power relay. Three box connectors are mounted on the rear panel for a l l  AC input and output 
wiring. 
2-15. ELECTRICAL CHARACTERISTICS. 
Table 2 provides a listing and summation of the electrical characteristics and oper- 
ating parameters of each drawer and/or modular unit comprising the ISE and overall signal 
information pertaining to the IRL Subsystem. For additional information concerning Electronic 
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Table 2. Electrical Characteristics and Operating Parameters. 
Unit 
Subsystem Signals 
Equipment Rack 
Electronic Counter 1Al 
(517532-G 1 Config- 
uration Only) 
Function 
Minor B i t  
B i t  Rate 
Rang e Word 
Range Word Duration 
Range Word Rate 
M-Word 
N-Word 
Major B i t  
Major B i t  Value 
Binary ONE 
Binary ZERO 
Sync Words 
Pattern Xync 
Word Sync 
Platform Address 
Data Word 
Data Word Value 
Binary ONE 
Binary ZERO 
Data Frame 
Power Requirement 
Standby 
Operate 
Input 
Input 
' Voltage 
Sensitivity 
Coupling 
At tenua tion 
i 
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C harac teris tic/Pa rame ter 
80 microseconds. 
12.5 KC. 
12 mincr bits. 
960 microseconds. 
1.041 KC. 
First 8 minor bits of range word. 
Last 4 minor bits of range word. 
One 12 minor bit range word. 
Represented by M-Word . 
10101 100 
3101001 1 
Represented by N-Word . 
Bi t  Value: 01 10 
B i t  Value: 1001 
16 range Words. 
7 Range Words. 
10101 100 
3101001 1 
Three 16 range word platform 
iddresses; 28 data words. 
14.21 watts, 
127.63 watts. 
110 vac f 10 percent, 60 cps @ 
10 amperes. 
110 vac f 10 percent. 
100 mill ivolt rms, minimum. 
4C or DC with separate BNC con- 
, nectors. 
1.1, 1, or 10 volts. 
i 
i 
Table 2. Electrical Characteristics and Operating Parameters. 
Unit 
Electronic Counter 1Al 
(5 17532-G 1 Config- 
uration On r )  
(Con ti nued 
Function 
b g  i s  tra ti on 
;ample Rate 
mpedance 
41 lowable Overload 
4C Coupling 
iemo te Opera ti on 
Capacitance 
Frequency Measurements 
Range 
Gate Time 
Accuracy 
Reads In 
Self Check 
C harac te r is tic/Pa rame ter 
Eight digits in-line with digital 
indicator tubes. Maximum stor- 
age display of 99,999,999 which 
i s  less than seven inches wide. 
Time between measurement cycles 
is continuously variable from 0.1 
second to 5.0 seconds. A display 
of a single measurement can be 
held indefinitely. 
One megohm i s  parallel with approx- 
imately 25 pf. 
120 volts rms on 0.1 volt range. 
250 volts rms on 1 volt range. 
500 volts rms on 10 volt range. 
0.022 pf at 600 volts. 
Rear-panel connectors permit com- 
plete remote control of a l l  front 
panel control functions (except 
sample rate and sensitivity) by 
contact closure or electronic 
switching. Source of -15 volts 
for gate control circuits and +170 
volts for decimal point and mea- 
surement unit control circuits i s  
provided. 
0 to 50 megacycles. 
1 microsecond to 10 seconds i n  de- 
* 1 count ~t time base accuracy. 
Kilocycles or megacycles with posi- 
Counts 10 megacycles at gate time 
cade steps. 
tioned decimal point. 
selected on time base switch. 
d 
Table 2. Electrical Characteristics and Operating Parameters (Continued). 
Unit 
Electronic Counter 1Al 
(continued) 
\ 
Function 
'eriod Average Measure- 
ments Range 
Single Period 
Multiple Period 
Periods Averaged 
4ccuracy 
Frequency Counted 
Single Period 
Multiple Period 
Reads In 
Self Check 
Ratio Measure men ts 
Displays 
Range 
f1 
f2 
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Characteristic/Parameter 
3 to 1 megacycle. 
3 to 300 kilocycles. 
I, IO, 102, 103, lo4, lo5. 
t 1 count f time base accuracy 
*(trigger error periods averaged). 
Trigger error is 0.3 percent for 
sinewave with 40 db signal-to- 
noise ratio. 
10 megacycles to 1 cps in decade 
10 megacycles to (number of periods 
steps. 
averaged - 10) cps i n  decadesteps 
Seconds, mi I iiseconds, and mlcro- 
seconds with positioned decima I 
point and displays measurement 
unit. 
Gate time is 10 microseconds to 1 
second (periods averaged of 100 
kilocycles). Counts at a 100 ki l -  
ocyc le rate. 
(f1/f2) times sriod multiplier which 
is 1 to 10 !I in  decade steps. 
0 to 50 megacycles. 
0 to 1 megacycle in  single period. 
0 to 300 kilocycles in  multiple 
periods with 10 to lo5 periods 
averaged in  decade steps. 
Table 2. Electrical Characteristics and Operating Parameten (Continued). 
Unit 
Electronic Counter 1Al 
(Con ti nued ) 
Function 
Accuracy 
Scaling 
Frequency Range 
Factor 
Internal Time Base 
Frequency 
Aging Rate After 
75 Hours 
Temperature Stability 
Line Voltage Stability 
Short Term Stability 
Ad i us tmen ts  
Output Frequencies 
Rear Panel 
Front Pane I 
40 
C harac te r i s  ti c/Pa rameter 
t 1 count of f1 k (trigger error of f2; 
number of periods averaged), 
Positioned decimal point for num- 
ber of periods averaged. 
3 to 50 megacycles. 
10 - lo9 in  decade steps. 
1 megacycle. 
Less than *2 x lom8 per week or less 
than f 3 x per day. 
Less than f- 2 x 
Less than f 5 x 10”* for 10 percent 
per OC. 
change in  line voltage from 115 
vac . 
Less than f 5 x lo-” (1-second 
averaging time) with constant 
temperature and line voltage. 
Fine control for range of approxi- 
mately 4 x 
quency control for a range of 
approximately 1 x 10-6 are 
availabie from the front through 
the plug-in compartment. Coarse 
frequency control for a range of 
1 x i s  available at the rear. 
and medium fre- 
0.1 cps to 10 megacycles selectable 
i n  decade steps. 
0.1 cps ( l v  p-p) to 1 megacycle 
selectable i n  decade steps. 
Table 2. Electrical Characteristics and Operating Parameters (Continued). 
Unit 
Electronic Counter 1Al 
(Continued) 
Electronic Voltmeter 
1A2 
Function 
lxternal Time Base 
:requency Converter 
Range 
Input Vo I tage 
Over load 
input Impedance 
Level Indicator 
Registration 
nput Voltage 
'ower 
-r&quency 
I C  Voltmeter 
Vo I tage Ranges 
Accuracy 
Input Resistance 
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C harac teris tic/Parame ter 
1 megacycle ( l v  rms into 1000 ohms) 
input at rear panel. 
50 megacycles to 500 megacycles 
using mixing frequencies of 100 
megacycles to 500 megacycles in  
decade steps. 
50 millivolts rms to 1 volt rms (-13 
dbm to +13 dbm). 
2 volts rms. 
Approximately 50 ohms. 
Acceptable voltage level indication, 
Counter display i s  added to or sub- 
tracted from converter dial 
reading depending on whether 
the mixing frequency i s  below or 
above the measured frequency. 
115/230 vac f 10 percent. 
13 watts (20 watts with 11036A ac 
probe). 
50 to 1000 cps. 
f 15 millivolts to f 1500 volts full 
scale in  11 ranges. 
f 2 percent of full scale in  any range 
100 megohms f 1 percent in  500 mi l-  
livolt and above and 10 megohms 
rt: 3 percent on the 15, 50, and 
150 millivolt ranges. 
Table 2. Electrical Characteristics and Operating Pmameters (Continued). 
Unit 
Electronic Voltmeter 
1A2 (Continued) 
Function 
DC Ammeter 
Current Ranges 
Accuracy 
Input Resistance 
0 hmme te r 
Resistance Range 
Accuracy 
Amplifier 
Voltage Gain 
AC Rejection 
lsola tion 
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C harac te ris tic/Pa rame ter 
f: 1.5 microampere to 150 m i l l i -  
amperes full scale in  11 ranges. 
* 3 percent of full scale in  any range 
Decreasing from 9 K ohms in  1.5 
microampere range to approxi- 
mately 0.3 ohm in  the 150 m i l l i -  
ampere range. 
10 ohms to 10 megohms (center scale) 
in  7 ranges. 
Zero-to-midscale: -f. 5 percent of 
reading or * 2 percent of midscale 
whichever i s  greater. * 7 percen 
from midscale to scale value of 
2. f 8 percent from scale value 
between 2 to 3. f 9 percent be- 
tween scale values 3 to 5 .  * 10 
percent between scale values 5 to 
10. 
100 maximum. 
3 db at 0.5 cps. Approximately 66 
db at 50 cps and higher frequen- 
cies for signals less than 1600 
volts peak or 30 times full scale, 
whichever is  smaller. 
Impedance between common and 
chassis i s  greater than 10 megohm 
in  parallel with 0.1 microfarad. 
Table 2. Electrical Characteristics and Operating Parameters (Continued). 
Unit 
Electronic Voltmeter 
1A2 (Continued) 
Function 
output 
Output I rnpedance 
Noise 
DC Drift 
Overload Recovery 
9C Voltmeter 
Voltage Ranges 
Accuracy 
Frequency Respons 
Frequency Range 
In put I mpedance 
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Characteris tic/Parameter 
Common may be floated up to 400 
vdc above the chassis for dc and 
resistance measurements. 
Proportional to meter indication. 
1.5 vdc at ful I scale. Maximum 
current i s  1 mi Iliampere. 
Less than 3 ohms at dc. 
Less than 0.5 percent of  full scale 
in  any range (p-p). 
Less than 0.5 percent of full scale/ 
year at constant temperature. 
Less than 0.02 percent full scale/ 
OC . 
Recover from a 100 to 1 overload in  
less than 3 seconds. 
0.5 volt full scale to 300 volts in  a 
0.5, 1.5, 5 sequence i n  7 ranges, 
* 3 percent of full scale at 400 cps. 
for sinusoidal from 0.5 to 300 
volts rms. 
* 2 percent from 100 cps to 100 meg- 
acyc les (400 cps reference). 
+ 10 percent from 20 cps to 100 
cps and from 100 megacycles to 
700 megacycles . 
20 cps to 700 megacycles. 
Input capacity of 1.5 picofarad. 
Input resistance i s  greater than 
10 megohms at low frequencies 
Table 2. Electrical Characteristics and Operating Parameter (Continued). 
Unit 
Electronic Voltmeter 
1A2 (Continued) 
Power Meter 1A2 
Function 
- 
Meter 
Maximum Input 
I npu t Vo I tage 
Frequency 
Power 
Power Ranges 
Accuracy 
C ha rac te ris tic/Pa ramete r 
and drops off at high frequencies 
due to dielectric loss. 
Individually calibrated taut-band 
meter responds to positive peak- 
above-average and i s  calibrated 
in  rms volts for sinewave input. 
DC: 100 vdc on 15, 50, and 150 
millivolt ranges. 500 vdc on 0.5 
to 15 volt ranges and 1600 vdc 
on higher ranges. 
AC: 100 times full scale or 400 
volts peak, whichever i s  less. 
115/230 vac f 10 percent. 
50 to 400 cps. 
2- 1/2 watts. 
Seven ranges with full-scale readings 
of 10, 30, 100, and 300 micro- 
watts and 1, 3, and 10 milliwatts# 
Also calibrated from -20 dbm to 
+10 dbm full scale i n  seven 5 db 
steps. 
At +2O0c to +35Oc, f 1 percent of 
full scale in  100 microwatt range 
and above, + 1.5 percent of full 
scale in  30 microwatt range, and 
* 2 percent of full scale i n  10 
microwatt range 
At O°C to +55OC, * 3 percent i n  a l l  
ranges. 
Table 2. Electrical Characteristics and Operating Parameters (Continued). 
Unit 
Power Meter 1A2 
(Continued) 
IRLS Time Delay 
Simulator 1A3 
Function 
Calibration Factor 
Meter 
Zero Carryover 
Zero Balance 
Voltmeter Output 
Recorder/Leve ler 
output 
Inputs 
Pri mary Vo I tage 
Frequency 
Logic Levels 
Binary ONE 
Binary ZERO 
Data Format 
NRZ B i t  Rate 
Clock 
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C harac teristic/Pa rameter 
Normalizes meter reading to account 
for thermistor mount calibration 
between 88 and 100 percent in 
1 percent steps. 
Individual ly calibrated mirror-bac kec 
scale with taut-band suspension, 
Less than 1 percent of full scale 
when zeroed on most sensitive 
range. 
Continuous control about zero point. 
Range below zero i s  equivalent t c  
at least 3 percent of full scale. 
With minimum load impedance of 
500 K ohms, output i s  1 vdc f 3 
percent at full scale meter de- 
flection. 
With minimum load impedance of 
600 ohms, output is approximate- 
ly 1 vdc at full scale meter 
deflection. 
115 vac f 10 percent. 
50 cps f 10 percent. 
2.a f 0.5 vdc. 
3.0 f 0.3 vdc. 
NRZ-Up level i s  logic ONE. 
12.5 KB. 
12.5 KC. 
Table 2. Electrical Characteristics and Operating Parameters (Continued). 
Unit 
IRLS Time Delay 
Simulator 1 AS 
(Continued) 
Analog Control 1A4 
Self Check 1A5 
Function 
output 
In pu ts/Ou t pu ts 
Quantity 
Leve I 
Logic Levels 
Binary ONE 
Binary ZERO 
In put Frequency 
input Frequency 
At ten ua t i on 
Local Oscillator 
Frequency 
Mixer Output Frequency 
Mixer Output 
At te nua t ion 
Platform Mode Output 
Receiver IF Input 
Modulated Digital 
Simulated Analog 
Leve I 
Attenuation 
Subcarrier 
Transducer Output 
Logic Clock 
Chamcterist ic/Parameter 
NRZ: Either not delayed or delayed 
between 1280 and 2000 micro- 
seconds in 80 microsecond incre- 
ments. 
Simulated analog transducer. 
28: One per data word. 
Zero-scale: 0 vdc. 
Half-scale: -3.225 vdc. 
Fu I I -sca le: -6.4 vdc . 
4.5 f 1 .O vdc. 
0.0 f 0.3 vdc. 
466.00 megacyc les . 
55 dbm. 
64.5 MC. 
401 .5 megacycles. 
40 db. 
15 db minimum. 
25 megacycles. 
12.5 KC range word sequence that 
modulates the transmitter. 
28: One per data word. 
Zero-scale: 0 vdc . 
Half-scale: -3.225 vdc. 
Full-scale: -6.4 vdc. 
25 KC. 
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Table 2, Electrical Characteristics and Operating Parameters (Continued). 
Unit 
RF Control 1A6 
Transmi tter/Diplexer 
1 A6A1 
Function 
Power Meter Output 
’ Attenuation 
Self Check Mode 
Attenuation 
Normal Mode Atten- 
uation 
Attenuation Range 
Inputs 
DC Power Input 
Standby Mode 
Power Input 
Ripple 
Transient I n pu t s  
Warmup Time 
Base Voltage 
Regulation 
Duty Cycle 
Cr ys t a I Frequency 
Modulation 
Type 
NRZ P C M  B i t  Rate 
Sensitivity 
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CharacteristicJParameter 
-ixed 39.2 db. 
Fixed 30 db. 
Hardwired 30 db. 
Variable: 30 through 139 db, 
-24.5 *l vdc at 5.2 amps maximum. 
4.5 amps nominal. 
-24.5vdc at 10 watts. 
55 mil l ivol ts peak-to-peak between 
100 cps to 14 KC superimposed 
on dc supply voltage. 
Survive 0 to -33v for up to 5 m i l l i -  
seconds. 
I20 seconds. 
t2 percent. 
I O  minutes on; 80 minutes off. 
58.25 megacycles kO.0015 percent, 
PCM/FM. 
12.5 KC. 
I KC/volt at 50 megacycle point; 
3 KC/volt at 466 megacycle point. 
Table 2. Electrical Characteristics and Operating Parameters (Continued). 
Unit 
Transmi tter/Di plexer 
1A6 A1 (Continued) 
Function 
Peak Frequency Devia- 
tion 
Frequency Response 
Impedance 
Leve I 
L i neari ty 
outputs 
Frequency 
Power Output 
Frequency Stability 
Amp1 itude Modula- 
tion 
Power Requirements 
Stand by 
Operate 
Operational Check 
Warmup Time 
Telemetry Monitor 
Points 
Power Amp1 ifier 
Temperature Sensing 
Solid State 
Driver Temperature 
Sensing 
Power Amplifier 
Plate Current 
Characteristic/Parameter 
t30 KC at 400 megacycles. 
dc to 50 KC f 0, -3 db. 
20,000 ohms A 1 0  percent. 
3.0 volts peak far 24 KC peak 
deviation. 
i5% at 20 KC peak deviation. 
466.0 i negac ycles , 
25 watts nominal at diplexer output. 
iO.0015 percent. 
Less than 5 percent. 
10,O watts. 
122 .O watts, 
120 seconds. 
0 to -6.4 vdc. 
0 to -6.4 vdc, 
0 to 6.4 vdc. 
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Table 2. Electrical Characteristics and Operating Parameters (Continued). 
Unit 
Transm i tter/Di p I exer 
1146 A1 (Continued) 
Diplexer 
Receiver 1 A6 A2 
Function 
Transmitter 0 N 
Command 
Transmitter OFF 
Command 
Source Impedance 
rransmi tter -to-Receiver 
Isolation 
iecei ver -to-Transmi tter 
Isolation 
Transmitter F i  I ter 
insertion Loss at 
466.0 mc 
Insertion Loss at 
401.5 f50 mc 
ieceiver F i  I ter 
Insertion Loss at 
401.5 mc 
Insertion Loss at 
466.0 mc 
Impedance 
Inputs 
DC Power Input 
Input Frequency 
Frequency Response 
Characteristi c/Parameter 
0 to -6.4vdc. 
0 to -6.4 vdc. 
5,000 ohms maximum except temper- 
ature sensors which have 6,7000 
ohms maximum. 
85 db minimum. 
20 db. 
0.4 db. 
Greater than 30 db. 
1.2 db. 
Greater than 65 db, 
50 ohms. 
-24.5 fl vdc at 80 ma. maximum. 
60 ma. nominal. 
401.5 megacycles. 
k0. 001 percent, 
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Table 2. Electrical Characteristics and Operating Parameters (Cantinued), 
Unit 
Receiver 1 A6 A2 
(Continued) 
Function 
Noise Figure 
Dynamic Range 
Impedance 
Bandpass Ripple 
Spurious Response 
(with diplexer) 
Base Voltage Regu- 
lation 
Ripple 
Transient Inputs 
outputs 
Video 
25 mc IF 
Video Response 
Output I mpedance 
Time Delay 
h t y  Cycle 
:ormat 
'ower Requirement 
- 
Characteristi c/Parame ter 
4 db maximum at input terminal. 
80 db minimum. 
50 ohms nominal 
k0.5 db. 
Image rejection 60 db minimum; a l l  
other frequencies are 8 db mini-  
mum. 
t2 percent. 
55 millivolts peak-to - peak betweer 
100 cps to 14 KC superimposed an 
dc supply voltage. 
Survive 0 to -33v for up to 5 mi l l i-  
seconds. 
2.v peak-to: peak * 10% for 20 KC 
peak deviation. 
Jti I ized for noise figure Cali bration. 
; CPS, +0, -3db, to 50 KC, SO, 
-1 db. 
!OO ohms. 
:0.50 microseconds for *20 KC. 
Zontinuous. 
\IRZ 
.96 watts. 
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Table 2. Electrical Characteristics and Operating Parameters (Continued). 
i 
Receiver 1 AbA2 
(Continued) Receiver Module 
Telemetry Monitor Point 
Temperature Sensing 
Sensor Impedance 
Data and Ranging 1A6 
RZ-Up level i s  logic ONE. 
220 ohms *lo percent. 
Transducer Analog 
0 to -6.4 vdc unloaded. 
Less than 20,000 ohms. Source Impedance 
output to modulator driver. 
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Table 2. Electrical Characteristics and Operating Parameters (Continued). 
Unit 
Data and Ranging 1A6 
A3 (Continued) 
Function 
Operating Logic 
Levels 
Test Points 
Format Word Shift 
- 
Data Gate 
Regenerated 12.5 KC 
Clock 
BCE Regenerated 
1 KB Data 
Modulated Digital 
Subcarrier 
Error Thresh0 Id 
Form at F I i p -F I op 
Characteristi c/Parameter 
Binary ONE: 2,5 k0.5 vdc. 
Binary ZERO: 0.0 k0.3 vdc. 
Clock pulse output from Platform 
Logic that i s  at a logic ONE 
level at the beginning of each 
new data word and utilized in 
the form'atter column counter. 
Logic ONE level during the time 
encoded data words are inserted 
into Address Register and Digital 
Multiplexer. 
A 50% duty cycle squarewave with 
an 80 microsecond period. 
Data word stream output to Bench 
Checkout Equipment whose level 
describes the binary value of the 
data word. 
12.5 K C range word sequence that 
modulates the Transmitter. 
Logic ONE level when synchroniza- 
tion i s  achieved between PCM 
Demodulator and B i t  Synchronizer 
and Receiver Output, 
Arrives at Logic ONE level prior to 
generation of first data frame. 
Remains at Logic ONE during 
frame generation and returns to 
Logic ZERO at transmitter turn- 
off. 
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Table 2, Electrical Characteristics and Operating Parameters (Continued), 
tion of 1 KC runge word data bit. 
platform address recognition until 
end-of-frame or end-of-three 
Sensing devices that monitor temper- 
ature and voltage conditions to 
generate analog voltages. 
0 to -6.4 vdc. 
Temperature 6,700 ohms. 
Power Requirement 
tribution 1A6 
Operating logic levels. 
Modulated digital subcarrier, 
Transmitter ON + 24 vdc pulse coincident with 
Transmitter OFF + 24 vdc pulse coincident with end- 
of-frame or end-of-three seconds. 
Data Modulation 
1 53 
Table 2. Electrical Characteristics and Operating Parameters (Continued). 
- 
Unit 
Power Control and Dis- 
tribution 1 A6 A4 
( Continued) 
Event Recorder 1 A7 
Fcmction 
Signal Level 
Source I mpedance 
Rise and Fall Times 
Overshoot and Ripple 
Operating Vo I tages 
Regulation 
Ripple 
Transient I npu t s  
Output Impedance 
Power Requirement 
Telemetry Monitor 
Points 
Preregu lator Temp- 
era tu re 
Preregulator Vol- 
tage 
-24.5 vdc Input 
Input Voltage 
Frequency 
Power 
54 
Characteristic/Parameter 
3.0 k0.2~ peak when loaded with 
20K ohms to ground. 
Less than 1,000 ohms. 
7.2 *l .O microseconds. 
Less than 0.3~. 
tegulated -24,5 *l vdc. 
t2 percent. 
55 millivolts peak-to-peak between 
100 cps and 14 KC superimposed 
on dc supply voltage. 
1 to -33 vdc for 5.0 milliseconds. 
RSS than 0,12 ohm, 
1.83 watt. 
1 to -6.4 vdc. 
1 to -6.4 vdc. 
1 to -6.4 vdc. 
03 to 127 vac. 
io to 400 cps. 
50 watts, maximum. 
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Table 2. Electrical Characteristics and Operating Parameters (Continued). 
Unit 
Event Recorder 1 A7 
(Continued) 
Function 
Time Resolution 
Time Duration Accuracy 
Simultaneous Events 
Chart Speeds 
Logic Levels 
Binary ONE 
Binary ZERO 
Write Level 
Inputs 
55 
Characteristi c/Parameter 
Can respond to events as brief as 1.3 
millisecondswith a l l  writing con- 
trols at maximum speed. 
Combined error, chart drive and ' 
paper, does not exceed 1 per- 
cent. All others combined are 
f 0.5 millimeters. 
Less than 0.25 millimeter error with 
a 1.25 millimeter maximum error 
between any two channels, 
1, 5, 20, and 100 mm/sec. 
3.5 *l .O vdc. 
0.0 *0.3 vdc. 
Logic ONE. 
Receipt of Address: 
transition of the 
off signal from logic ZERO to 
logic ONE coincident with plat- 
form address recognition, 
- 
Acquisition of Phase Lock: Indicated 
by transition of the Error Thres- 
hold signal from logic ZERO to 
logic ONE when synchronization 
i s  achieved between the PCM 
Demodulator and .Bit  Synchronizer 
and Receiver output 
Receipt of Address Complement: 
Indicated by transition of the 
Format Flip-Flop signal from 
logic ZERO to logic ONE coin- 
cident with platform address com- 
plemen t recognition a 
Table 2, EIec ical Characteristics and Operating Parameters (Continued) 
Function 
Input Vo I tage 
Frequency 
Response Time 
Output Voltage 
Output Current 
Regulation 
Output Impedance 
Input Voltage 
Power 
Amperes 
Watts 
Motor Speed 
Air Discharge Direction 
Air Volume 
Total Satellite Transmission Time: 
Indicated by detecting the IF  
output from the platform receiver, 
105 to 125 vac, single phase. 
50 to 400 cps. 
25 microseconds. 
18 to 36 vdc. 
0 to 8 amperes (maximum). 
*0.01 percent. 
250 microhenries + 0.3 microhenries. 
1 15 vac *10 percent. 
1 
90 
3000 rpm. 
Rearward . , 
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counter 1A1, power meter and electronic voltmeter 1A2, IRLS time delay simulator 1A4, 
event tecorder 1A7, and power supply 1A8, refer to the appropriate vendor instruction 
manual. 
2-16. APPLICABLE DOCUMENTS. 
individual documents containing information revelant to the work accomplished during 
the performance of this contract includes the Volume I Integration Support Equipment Instruc- 
tion Manual, the Volume I I  Self-check Tester Instruction Manual, the Final Report for the 
Interrogation, Recording, and Location Subsystem, dated June 1967, and the Volume I 
Platform Electronics and Telemetry Equipment Instruction Manual . 
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SECTION 111 
FUNCTIONAL THEORY OF OPERATION ~ 
J 
3-0. FUNCTIONAL THEORY OF OPERATION. 
3-1. SCOPE. 
This section of the report provides information necessary for the understanding of the 
functional operation of the Integration Support Equipment i n  conjunction with the platform 
operation. The discussions pertaining to the functional operation progress through each 
operational mode of the ISE and an overall analysis of platform operation. 
3-2. ISE FUNCTIONAL DISCUSSION. 
3-3. General . 
The function of the Integration Support Equipment i s  to provide a method of verifying 
correct operation and operating parameters of the IRLS satellite during integration into the , 
Nimbus Spacecraft, immediately prior to launch, and during post launch operation. The ISE *- 
i s  also capable of performing a self-check operation to verify the internal platform's ability 
to accurately process data, thus ensuring successful communication between the ISE and the 
Nimbus-borne IRLS satellite. Removing the self check drawer from the equipment rack enables 
personnel to perform self-check operations on platforms external to the ISE.  These functions 
are made possible by switch programming the ISE to function in  three distinct operational 
modes. Al l  three modes are programmed from the self check and RF control panels. The 
directly cabled or close proximity mode allows IRLS satellite checkout during Nimbus inte- 
gration or immediately prior to launch after the Nimbus Spacecraft has been installed into 
the launch vehicle. The normal platform mode permits IRLS satellite checkout in  any orbital 
pass during the mission (if the ISE  platform address code i s  programmed into the satellite 
command memory). The self-check mode may be initiated at any time i t  i s  necessary to 
verify ISE platform operation or operation of a platform external to the ISE.  
During the directly cabled, close proximity, or normal platform mode, the IRLS 
satellite must be preprogrammed by the Ground Acquisition and Command Station (GA&CS) 
to initiate ISE platform interrogation. interrogation i s  initiated by a continuous transmission 
of the applicable platform address code at a predetermined time. During an interrogation, 
the ISE functions as a signal path for the satellite and platform inputs and outputs and also 
provides zero scale (0 vdc), half scale (-3.225 vdc), or full scale (-6.4 vdc) simulated 
a na I ag transducer voltages for encoding i n  the data and ranging module. Correct or 
improper operation of the satellite and platform may be determined by observing the traces on 
the event recorder. 
' During the self-check mode, the ISE i s  capable of checking and verifying operation of 
platforms that have al l  28 data channels available or platforms.that have six hardwired data 
channels and 22 available data channels. The contents of each data line (two data channels) 
i n  each data frame i s  checked by a unique data verifier in  the data correlators that examines 
the zero-scale, halfscale, and full-scale analog input codes. These data l ine codes differ 
by only four 1 KC bits and are examined in  the following form. 
c 
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Data Line B i t  16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 
Containing 
Two zero-scale 0 1 1 1 1 1 1 1  0 1  1 1  1 1  1 1  
codes (inverted) 
Two halfscale 0 0 1 1 1 1 1 1  1 0 1  1 1  1 1 1  
codes (inverted) 
Two full-scale 1 1 1 1 1 1 1 1  0 1  1 1  1 1  1 1  
codes 
Note that the data for the zero scale and half scale codes are inverted and that the full scale 
code i s  not. The inversion i s  due to generation of a MODULATION INVERT COMMAND 
upon recognition of a correct platform address code. This command instructs both the range 
pattern generator and the data translator to invert the data. An inhibit i s  placed on the data 
translator during full scale operation. 
because the coder outputs during full-scale voltage inputs have a data value of logic ONE. 
As shown above, only bit positions 7, 8, 15, and 16 are examined to identify the individual 
data channel (word) which , in  turn, identifies frame data lines. Counters i n  the error 
recognizer verify that the correct number of address complements (3) and data lines (14 or 11) 
are present in  the data frame format. 
Noninversion of the full-scale code i s  required 
The block diagram for the Integration Support Equipment i s  illustrated i n  Figure 11 e 
The ISE comprises slide-mounted vendor or GFE equipment drawers , a drawer containing rf 
fixtures and the platform moduSes , and a drawer containing the logic for self-check. These 
drawers include electronic counter 1Al (51 7532-G1 configuration only), RF power meter and 
electronic voltmeter 1A2 , IRLS time delay simulator 1A3 , analog control 1A4, self-check 1A5, 
RF control 1A6, event recorder 1A7, and blower 1A9. The following paragraphs provide a 
block diagram discussion of the ISE as i t  functions i n  i t s  various operational modes. 
3-4. Self -Check Mode. 
Operation i n  the self-check mode i s  initiated by placing RF MODE switch 52 to the 
SELF CHECK position, INITIAL ATTENUATION switch S1 to the 30 DB position, VERNIER 
ATTENUATION control AT1 to the 0 db position , selecting the correct platform address code 
on self-check ADDRESS switches 2' through 215 to correspond to the hardwired address code 
in  data and ranging 1A6A3, placing MODE switch 517 to the 1-28 or 7-28 position, and de- 
pressing the RESET pushbutton on self-check 1A5. Depressing the RESET pushbutton generates 
a FALSE ADDRESS SYNC pulse that i s  routed to power control and distribution 1A6A4 to gen- 
erate the TRANSMITTER ON command. This command activates transmi tter/diplexer 1A6A1 
for data transmission. In this mode , address register 1A5A5 enerates a 16-bit platform address 
shifted through the address register by the 1 KC CLOCK pulses and the resultant 1 KC DATA 
and 1 KC DATA outputs are provided to range pattern generator 1A5A4. The input data i s  
modulated by 12.5 KC M-words and N-words that are developed in  range pattern generator 
1A5A4 to produce the MODULATED DIGITAL SUBCARRIER and MODULATED DIGITAL SUB- 
CARRIER outputs to MODE switch 517. in the 1-28 or 7-28 positions, this switch routes the 
code as determined by the positions of ADDRESS switches 2 8 through 215. The address code i s  
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Figure 1 1  * Integration Support Equipment 
Functional Block Diagram. 
data outputs from the range pattern generator to a modulator driver i n  power control and dis- 
tribution 
driver to derive a DATA MODULATION output to modulate the transmitter. The DATA MOD- 
ULATION output i s  hardwired through the O position of the MICRO-SEC switch on IRLS time 
delay simulator 1A3 to transmitter/diplexer 1A6A1. The 466.00 megacycle output from the 
transmitter i s  propagated through directional coupler IA6DC1 to three destinations. This out- 
put frequency i s  provided to COUNTER connector 1 A6J2 for frequency measurements , through 
fixed 20 db attenuator 1A6AT3 to RF POWER connector 1A6J1 for output power monitoring, 
and contacts 2 and 3 of INITIAL ATTENUATION switch S1 . The 30 DB position of switch 51 
routs the 466.00 megacycle frequency through fixed 15 db attenuator 1A6AT2 and variable 
attenuator 1A6AT1 to contacts 2 and 3 of RF MODE switch S2. In  this mode, switch 52 routs 
the transmitter output frequency through fixed 40 db attenuator 1A5AT2 to coaxial mixer 
1A5A11 where i t  i s  converted to the receiver input frequency of 401.5 megacycles by ut i l i-  
zation of the 64.5 megacycle frequency of local oscillator Y2. Fixed 40 db attenuator fA5AT3 
provides additional attenuation to the 401.5 megacycle frequency prior to application 
through contacts 6 and 5 of RF MODE switch S2 to receiver 1A6A2. The receiver input 
frequency i s  amplified, filtered, and mixed to provide a VIDEO OUT signal to data and 
ranging 1A6A3. At the same time, a 25-megacycle I F  signal from receiver 1A6A2 i s  provided 
to RF Converter 1A5A3 where i t  i s  detected to derive a dc voltage level for signal strength 
monitoring purposes on S-meter 1A6M1. The RF converter also provides a SATELLITE TRANS- 
MIT TIME and SATELLITE TRANSMIT TIME (via buffers in  address register 1A5A5) to event 
recorder 1A7. A positive dc voltage level representing SATELLITE TRANSMlT TIME wi l l  
allow event recorder to display the total satellite transmit time. 
1A6A4. These outputs are voltage and impedance level shifted by the modulator 
The VIDEO OUTPUT signal from receiver 1A6A2 i s  applied to circuits within data and 
ranging 1A6A3 that regenerates the information content of the signal. In data and ranging 
1A6A3, the input data is  phase synchronized with internally-regenerated 12.5 KC data and 
routed to circuits that provide correlation between the incoming platform address code and 
the hardwired code. When phase synchronization i s  achieved, the levels of the ERROR 
THRESHOLD and ERROR THRESHOLD signals (via buffers in  range pattern generator 1A5A4) 
change and are routed to event recorder 1A7 to record the occurrence of phase lock. As 
hase lock occurs,, the MODULATED DIGITAL SUBCARRIER (12.5 KC DATA) and MODU- 
rATED DIGITAL SUBCARRIER (12.5 KC DATA) outputs from data and ranging 1A6A3 are 
routed through MODE switch $17 to data translator 1A5A7. These inputs are shifted through 
a delay flip-flop and shift register by the 12.5 KC CLOCK input from range pattern generator 
at  the same time the self-check U-WORD input i s  being shifted through another counter. 
These two counter outputs are digitally demodulated to form a clock input to another counter 
i n  data translator 1A5A7 that derives the 1 KB DATA output to the address and data 
correlators. The STAGE 1 , STAGE 2 STAGE 3 and STAGE 4 inputs from. range pattern 
generator 1A5A4 are used in  data translator 1A5A7 to develop the and mo 
outputs to the address and data correlators. At this time, the COUNT HOLDOFF logic level 
i s  routed through the address and data correlators to error recognizer 1A5A6 to inhibit error 
recognition circuits . 
The 1 KB DATA output from data translator 1A5A7 i s  shifted through an address regis- 
ter by the 1 KC CLOCK pulses and applied to a coincidence AND gate for platform address 
recognition. When the address code i s  recognized the address correlator provides an 
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ADDRESS VERIFIED output to error recognizer 1A5A6 and data translator 1A5A7. This output 
to error recognizer 1A5A6 has no effect due to the inhibit level of COUNT HOLDOFF. When 
applied to data translator 1A5A7, the ADDRESS VERIFIED output triggers a flip-flop that gen- 
erates the MODULATION INVERT COMMAND and COUNT HOLDOFF signals. The MOD- 
ULATION INVERT COMMAND i s  provided to range pattern generator 1MA4 where i t  initiates 
development of the platform address code complement (address) as the MODULATED DI GlTAL 
SUBCARRIER and complement outputs through MODE switch S17. The COUNT HOLDOFF 
signal i s  provided to error recognizer 1MA6 where i t  removes the COUNT HOLDOFF inhibit 
level, inverts the data, and enables the error recognition circuits. At this time, the DATA 
MODULATION input to transmitter/diplexer lA6A1, via IRLS time delay simulator 1A3, 
represents the platform address code used to modulate the transmitter frequency. Thus, the 
466.00megacycle transmi tter-output frequency represents the address code and traverses the 
identical signal path as the init ial address transmission. 
When the address code i s  recognized in  data and ranging 1A6A3, the logic level of 
the FORMAT FLIP-FLOP and the FORMAT FLIP-FLOP outputs from range pattern generator 
1A5A4 transit from their preset levels and are provided to event recorder 1A7. The transition 
of the FORMAT FLIP-FLOP level from a logic ZERO to logic ONE records the time of address 
recognition and also enables the row and column counters i n  data and ranging 1A6A3. The 
source of simulated analog inputs necessary for data frame generation i s  controlled by the 
position of CHANNEL switches 1 through 28 an analog control 1A4. The level of each data 
word input i s  controlled by ANALOG SCALE S18. Either zero-scale, half-scale, or full-  
scale levels (0, -3.225, or 6 , 4  vdc) are programmed through each CHANNEL switch for 
encoding. Each data line of the output data frame (14 or 11 data lines) contains two 8-bit 
data words and w i l l  be represented by the following zeroscale, half-scale, or full-scale 
data word codes. 
Bit 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 
a. Zeroscale: 0 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1  
1 
br Halfscale: 0 0 1 1 1 1 1 1 1 0 1 1 1 1 1 1  
c.  Full -scale: 0 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1  
The number of data lines checked per data frame i s  controlled by MODE switch S17 and the 
number of frames checked per operation i s  determined by FRAME switch S19. In the 1-28 
position, a l l  14 data lines in  a frame are verified whi le the 7-28 position allows verification 
of 11 data lines. The latter position i s  used when the platform-to-be-checked has six hard- 
wired telemetry point inputs. Verification of up to six data frames can be accomplished by 
positioning FRAME switch S19. 
Prior toactual data word and data line generation, two platform address codes are 
outputted from range pattern generator 1A5A4 and routed to data and ranging 1A6A3 where 
they are decoded and verified. Again, the MODULATED DIGITAL SUBCARRIER and MOD- 
ULATED DIGITAL SUBCARRIER outputs representing 12.5 KC DATA and 12.5 KC DATA are 
-
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routed through MODE switch Sf7 to data translator 1A5A7. The data translator demodulates 
the inputs to 1 KB DATA and applies this output to the address correlators. The 1 KB DATA 
representing the two address codes are AND'd with the unique N-Word and decoded and the 
resulting two ADDRESS VERIFIED pulses are provided to error recognizer 1MA6 for storage in 
an error counter. 
When data frame generation i s  initiated, the preprogrammed CHANNEL 1 through 28 
inputs from analog source 1A5A2 are routed through analog control 1A4 and sequentially 
applied through channel and frame gates i n  data and ranging 1A6A3 to an analog-to-digital 
converter (A/D) for encoding. The A/D converter accepts each channel input and encodes 
the simulated analog transducer voltage into an eight-bit digital word. These encoded words 
are shifted through the latter stages of the address register in data and ranging 1A6A3 as a 
1 KC data stream and modulated with 12.5 KC regenerated range word data to generate the 
MODULATED DIGITAL SUBCARRIER and complement outputs to data translator 1A5A7. 
Again, the data translator demodulates these inputs into 1 KB DATA for application to the 
data correlator. As each data line (two data words) i s  verified, the correlator generates a 
DATA VERIFIED pulse output to an error counter in  error recognizer 1A5A6. I f  MODE switch 
517 i s  in the 1-28 position, 14 data lines (28 data words) wi l l  be verified and the switch 
selects the B1 output for error detection. I f  MODE switch 517 i s  i n  the 7-28 position, 11 data 
lines (22 data words) wi l l  be verified and the switch selects the B2 output for error detection. 
After the last data line has been verified, a third address code i s  recognized i n  the address 
correlator and a third ADDRESS VERIFIED pulse i s  provided to an address error counter i n  error 
recognizer 1 A5A6. The states of the address and data error counters are detected in  order to 
develop a frame pulse output to the frame counter. I f  the correct number of data frames have 
been transmitted, as determined by FRAME switch S19, a FRAME CORRELATION output 
causes lamp drivers 1A5A2 to energize GO indicator 1A5DS2. I f  the proper number of 
address codes, data lines, and frames are not verified, no FRAME CORRELATION pulse wi l l  
be generated and NO GO indicator 1A5DS1 w i l l  be energized. 
3-5. Directly Cabled Or Close Proximity Mode. 
In order for the ISE to operate in  the directly cabled or close proximity mode, INITIAL 
ATTENUATION switch S1 must be i n  the 30 DB position, RF MODE switch in  the PLATFORM 
position, and self-check MODE switch S17 i n  the PLATFORM position, The 1 through 28 
CHANNEL switches on analog control 1A4 must also be programmed to select an external or 
internal simulated transducer voltage. I f  internal, ANALOG SCALE switch 518 must be posi- 
tioned to the selected voltage scale. During satellite interrogation, these switch positions 
rout the satellite transmitter output through the correct signal path and allow encoding of 
channel data for transmission. The 401.5 megacycle input frequency entering ANTENNA 
PORT connector 1A6J1 i s  passed through contacts 5 and 6 of INITIAL ATTENUATION switch 
S 1 ,  fixed 15 db attenuator 1A5AT1, and contacts 1 and 2 of RF M.ODE switch S1 to low-power 
attenuator 1A6AT1 . This attenuator provides a variable 0 to 109 db attenuation of ISE and 
satellite transmitter power output. The attenuated signal from variable attenuator 1 A6AT1 
passes through fixed 15 db attenuator 1A6AT2 and contacts 2 and 3 of INITIAL ATTENUATION 
switch S1 to directional coupler lA6DCl.  One output from the coupler i s  routed to RF 
POWER connector 1A6J1 for power measurements and a second output i s  routed to COUNTER 
connector 1A6J2 for frequency measurements. The 401 .5 megacycle output from directional 
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coupler 1 A6DC1 i s  also routed through the diplexer in  transmi tter/dipIexer 1A6A1 and 
contacts 4 and 5 of RF MODE switch S2 to receiver 1A6A2. The receiver input frequency 
i s  amplified, filtered, and mixed to provide a VIDEO OUT signal to data and ranging 1A6A3. 
Receiver 1A6A2 also provides a 25 megacycle IF  signal to RF converter 1A5A3 where i t  i s  
detected to derive a dc voltage level for power monitoring on S-meter 1A6M1 and a positive 
SATELLITE TRANSMIT TIME level to event recorder 1A7 and address register 1A5A5. The i n-  
put to address register 1A5A5 i s  buffered and inverted and applied to event recorder 1A7 as 
a SATELLITE TRANSMIT TIME level. The direct SATELLITE TRANSMIT TIME input from RF 
converter 1 A5A3 initiates recording of satellite transmitter on time. 
The VIDEO OUT signal from receiver 1A6A2 i s  applied to data and ranging 1A6A3 
where the information content is regenerated and synchronized. The phase synchronized and 
regenerated 12.5 KC data and decommutated 1 KC data are applied to an address correlator 
circuit that compares the incoming platform address code with the address hardwired in  the 
correlator. Detection of a correct address code develops the ADDRESS SYNC output to power 
control and distribution lA6A4. The ADDRESS SYNC pulse activates a relay in  power con- 
trol and distribution 1A6A4 which generates the TRANSMITTER ON command to transmitter/ 
diplexer 1A6A1 and also removes an inhibit level of the TELEMETRY HOLDOFF signal from 
the formatting circuits and three-second counter i n  data and ranging 1A6A3. The transition 
from logic ZERO to logic ONE of the TELEMETRY HOLDOFF signal i s  also routed to event 
recorder 1A7 to physically display the time of address recognition and to range pattern 
generator 1A5A4 for inversion and application to the recorder as TELEMETRY HOLDOFF. 
The decommutated 1 KC data output from the platform address register i s  modulated 
with the internally regenerated 12.5 KC range-word data to generate the MODULATED 
DIGITAL SUBCARRIER and MODULATED DlGlTAL SUBCARRIER outputs. These outputs are 
routed through the PLATFORM position of MODE switch S17 to a modulator driver in power 
control and distribution 1A6A4. The modulator driver level shifts the voltage and impedance 
of the signal to the levels required to modulate the transmitter. The DATA MODULATION 
output from power control and distribution 1A6A4 i s  hardwired through the 0 position of the 
MICRO-SEC swi tch on IRLS time delay simulator 1 A3 directly to transmi tteddiplexer 1 A6A1 . 
Positions 1280 through 2000 of  the MICRO-SEC switch program simulated propagation delays 
of satelli te-to-platform transmissions. The 466 .OO megacycle output frequency from trans- 
mitter/diplexer 1A6A1 i s  routed through contacts 2 and 3 of iNITIAL ATTENUATION switch 
S1, attenuator 1A6AT2 and 1A6AT1, contacts 1 and 2 of RF MODE switch S2, attenuator 
1A5AT1, and contacts 5 and 6 of INITIAL ATTENUATION switch S1 to ANTENNA PORT 
connector 1A6J4. Thus, the platform address code, generated i n  the satellite, i s  
received and detected i n  the ISE platform and returned unchanged to the satellite. 
The satellite responds to the ISE transmission by repeatedly transmitting the platform 
address complement code (address) back to the platform. The incoming transmission repre- 
senting the address code i s  routed over the identical signal path of the ini t ial  transmission. 
When the address code i s  detected i n  data and ranging 1A6A3, the level of the FORMAT 
FLIP-FLOP changes from a logic ZERO to a logic ONE, thus indicating address correlation. 
This transition removes preset inhibit levels from the column and frame counters i n  data and 
ranging 1A6A3 and prepares the formatting logic for data frame generation. The FORMAT 
FLIP-FLOP signal i s  routed through power control and distribution 1A6A4 to range pattern 
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generator 1A5A4. It i s  buffered and outputted to event recorder 1A7 as the FORMAT FLIP- 
FLOP logic ONE level to enter the time of address recognition. The signal i s  also inverted i n  
range pattern generator 1A5A4 and provided to event recorder 1A7. Also at this time, i f  the 
input signal and regenerated data has not been phase synchronized, the level of the ERROR 
THRESHOLD signal remains at logic ZERO and the data output from data and ranging 1A6A3 
i s  inhibited. When phase synchronization occurs, ERROR THRESHOLD transits from logic 
ZERO to logic ONE and i s  routed through power control and distribution 1A6A4 and range 
pattern generator 1A5A4 to event recorder 1A7. The exact time of synchronization i s  
recorded in  this manner. 
Data frame generation i s  initiated after address correlation and data synchronization. 
Prior to data word development, two address codes are transmitted from the ISE platform to 
prepare the satellite for data frame reception. The CHANNEL switches on analog control 1A4 
determine whether or not each data word in  the output data frame wil l  be programmed from an 
external precision source or transducer or internally from analog source 1A5A2. Al l  CHAN- 
NEL (data word) inputs are sequentially routed to an analog-to-digital converter i n  data and 
ranging 1A6A3 where they are changed from an analog voltage to a digital word. These digi - 
tal words are loaded and shifted through the platform address register as 1 KC data. Again , 
the 1 KC data i s  modulated with 12.5 KC regenerated range word data to generate the MOD- 
ULATED DIGITAL SUBCARRIER and complement outputs to MODE switch S17. The MODE 
switch routs the modulated outputs through a modulator driver i n  power control and distribution 
1A6A4. The DATA MODULATION signal i s  routed to transmitter/diplexer 1A6A1 via IRLS 
time delay simulator 1A3 for transmission to the satellite. The FRAME switch (519) determines 
the number of data frames transmitted to the satellite. I f  more than one frame i s  to be trans- 
mitted, the data content of the additional frames wi l l  be identical to the first frame i f  the 
source does not change. At the end of the last data frame transmitted, the END OF FRAME 
output from data and ranging 1A6A3 activates a relay i n  power control and distribution 1A6A4 
that generates the TRANSMITTER OFF command. I f  data frame transmission i s  not completed 
within three seconds, the END OF 3 SECONDS output from data and ranging 1A6A3 wi l l  
activate the same relay i n  power control and distribution 1A6A4 and generate the TRANS-  
MITTER OFF command. 
3-6. Normal SateIIite-To-Platform Mode. I 
Operation of the ISE i n  the normal satellite-to-platform mode i s  similar to that of the 
directly cabled or close proximity mode. With exception of init ial and final signal flow, the 
functional sequences and operations are identical. To operate correctly i n  this mode , 
INITIAL ATTENUATION switch SI must be i n  the 0 DB position, RF MODE switch must be i n  
the PLATFORM position, VERNIER ATTENUATION control 1A6ATl must indicate 0 db, and 
MODE switch S17 must be in  the PLATFORM position. As shown in  Figure 11 , these switch 
positions permit direct routing of transmitted or received frequencies entering ANTENNA 
PORT connector 1A6J4 without additional attenuation. In this mode, a suitable GFE 
antenna must be attached to ANTENNA PORT connector 1A6J4. 
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3-7. PLATFORM FUNCTlONAL DISCUSSION. 
3-8. General. 
The function of the Platform Equipment i s  to accept indi,/idual analog voltage inputs 
between 0 and -6.4 volts from 28 to 168 transducer sensing devices and encode and multiplex 
these inputs into a seven bit digital word. After analog-to-digital conversion, the logic 
circuits i n  the platform insert the converted information into one to six data frames comprised 
of 28 data words each. The data frames are modulated with a 12.5 KC subcarrier frequency 
and applied to the transmitter input for transmission to the satellite . 
The block diagram of the Platform Equipment i s  i I lustrated in  Figure 12. This unit 
i s  comprised of four individual module assemblies located in  RF control 1A6 which may be 
further subdivided as shown i n  the block diagram. These modules include transmitter module 
A1 , receiver module A2, data and ranging module A3, and power control and distribution 
module A4. Functional circuits within transmitter module A1 , supplied by TRW Space 
Laboratories, are comprised of an amplifier driver, power amplifier, diplexer, power supply, 
and temperature monitoring transducers. The receiver module (A2) i s  also provided by TRW 
Space Technology Laboratories and is comprised of RF and I F  sections, a power supply, and a 
discriminator and video output amplifier. Data and ranging module A3 includes printed- 
circuit cards that contain functional circuits pertaining to the PCM demodulator and bit syn- 
chronizer, sync demodulator and correlator detector, platform logic, and formatter logic. 
Power control and distribution module A4 i s  comprised of a dc-to-dc converter, modulator 
driver, and relay control circuits. A block diagram analysis for each functional area i s  
discussed in  the following paragraphs. When referring to Figure 12, disregard reference 
designator A1 that prefixes al I module and submodule designators. Reference designator A1 
applies only to the platform equipment as identified with the platform housing. As the platform 
modules are part of RF control 1A6, reference designator 1A6 should prefix the designators 
shown. 
3-9. Receiver Module A2. 
The 401 .5 megacycle PCM/FM output from the diplexer section of transmitter module 
A1 or mixer 1A5A11 i s  applied to the RF section of receiver module A2 through RF INPUT 
connector A2J3 and routed through a low-noise amplifier to the first mixer stage of the 
receiver. The crystal-controlled local oscillator in  the RF section operates at i t s  fifth over- 
tone and provides an output frequency of 53.3125 megacycles to the f i r s t  common-emitter 
doubler whose collector tank circuit i s  tuned to 106.625 megacycles. This frequency i s  again 
doubled by a second common emitter doubler to achieve a frequency of 213,250 megacycles. 
A frequency of 426.5 megacycles from the third doubler i s  routed through a buffer amplifier 
to the second input of the first mixer stage where a difference frequency of 25 megacycles i s  
derived. The 25 megacycle difference frequency i s  applied through an internal connection 
to the receiver IF section. The 25 megacycle input to the I F  section i s  amplified by a common- 
emitter amplifier and applied to a crystal bandpass filter. This f i l ter determines the 25 mega- 
cycle IF bandwidth which i s  applied to the second amplifier stage. The output frequency 
from the limiter amplifier provides the necessary input to the second receiver mixer and also 
a 25 megacycle output to a receiver test point and RF converter A3 in self check 1A5. The 
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25 megacycle input to the second mixer i s  combined with the buffered 32 megacycle output 
from the crystal-controlled local oscillator i n  the IF section to derive a difference frequency 
of 7 megacycles. The 7 megacycle difference frequency i s  amplified by two limiter amplifiers 
and applied through an internal connection to the discriminator and video amplifier section. 
The 7 megacycle input i s  amplified and applied to the two inputs of the stagger tuned Travis 
Discriminator. The discriminator provides an output amplitude proportional to the instantan- 
eous frequency excursion of the receiver input from the carrier frequency which represents the 
input modulation The discriminator output i s  amplified and provided to data and ranging 
module A3 through receiver connector A2J3. 
3-10. Data And Ranging Module A3. 
3-1 1 PCM Demodulator and B i t  Synchronizer A3A1 A1 . 
The function of PCM demodulator and bi t  synchronizer A3A1 i s  to accept the video 
output from receiver A2 and regenerate the information content of the received signal. Re- 
generation of the information content i s  accomplished by first producing a 100 KC output from 
the receiver input and then demodulating the 100 KC i n  order to produce a 1 KC data stream 
and 12.5 KC clock pulses. Phase synchronization between the received input and the regen- 
erated data i s  also accomplished in  this unit. The PCM demodulator and bit synchronizer 
receives inputs from receiver A2 , platform logic A3A2 , the sync demodulator and correlatar 
detector, and power control and distribution module A4. The inputs and their functional areas 
are as follows: 
Functional Area 
Receiver A2 1 .  
2. 
Platform Logic A3A2 1 .  
Sync Demodulator and 1 .  
Correlator Detector A3A1 
Power Control and Distribution 1 . 
Module A4 
input -
Video Input. 
Regenerated 1 KC clock. 
Regenerated M-word. 
Pattern sync. 
Telemetry holdoff. 
Outputs from the PCM demodulator and bit synchronizer and their associated func- 
tional areas are as follows: 
Functional Area Output 
Platform Logic A3A2 1 . Regenerated 1 KC NRZ data. 
2. Regenerated 1 KC NRZ data. 
3. 12.5 KC clock. 
4. 12.5 KC clock. 
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Functional Area output 
Sync Demodulator and 
B i t  Synchronizer 
1. 12.5 KC NRZ data. 
2. 12.5 KC NRZ data. 
3. 12.5 KC clock. 
4. 12.5 KC clock. 
Formatter Logic A3A3 1 .  100 KC clock. 
The PCM demodulator and bit synchronizer contains circuits that function to demod- 
ulate the receiver input to produce a 100 KC pulse train, regenerate the 12.5 KC data infor- 
mation of the video signal, count down the 100 KC pulse train to provide the 12.5 KC clock 
pulses, and to provide phase synchronization between the receiver input and the regenerated 
M-word from platform logic A3A2. 
The PCM demodulator and bit synchronizer accepts the video input from receiver A2 
and transformer couples this input to the 12.5 KC regeneration circuits, to the phase detection 
circuits, and the circuits that demodulate the input to provide the 100 KC output. Phase 
synchronization i n  the PCM demodulator and bit synchronizer begins upon reception of the 
receiver input and i s  achieved when the regenerated 12.5 KC i s  detected and locked onto the 
input phase. The 100 KC output i s  utilized internally to derive the 12.5 KC and 12.5 KC 
CLOCK pulse outputs to the sync demodulator and correlator detector. The 12.5 KC CLOCK 
output i s  utilized to shift the 12.5 KC NRZ DATA and 12.5 KC NRZ DATA through a 12- 
stage shift register while the 12.5 CLOCK strobes the correlators to generate the WORD SYNC 
and PATTERN SYNC outputs. The 100 KC output i s  also provided to the analog-to-digital 
converter i n  formatter logic A3A3 as a clock pulse input to an encoding binary counter. The 
REGENERATED M-WORD input from platform logic A3A2 i s  utilized to perform a serial cor- 
relation between the receiver input in  order to determine the binary value of each input range 
word. The REGENERATED 1 KC CLOCK input, generated concurrently with the REGENER- 
ATED M-WORD, reads the REGENERATED 1 KC NRZ DATA and REGENERATED 1 KC NRZ 
DATA out of the PCM demodulator and bit synchronizer and through the address and address 
correlators. The ERROR THRESHOLD !ogic level output i s  a function of the phase detection 
circuits. I f  the error threshold voltage i s  at a logic ZERO level, i t  indicates that phase 
synchronization between the receiver input and the regenerated data has not been achieved 
and that data frame transmission cannot be initiated. This logic ZERO level disables the 
12.5 KC Modulator and sets a data disable flip-flop to inhibit the formatter logic. I f  the 
ERROR THRESHOLD level i s  a logic ONE, phase synchronization has been achieved and, i f  
ADDRESS SYNC i s  recognized, data frame encoding and transmission i s  immediately initiated. 
The PATTERN SYNC input from the sync demodulator and correlator detector enables the 
phase detection circuits which, i n  turn, provides the error threshold level. The TELEMETRY 
HOLDOFF input from power control and distribution module A4 provides preset levels for the 
phase detection circuits unti I the following interrogation or equipment operation. 
3-12. Sync Demodulator and Correlator Detector A3A1 . 
The function of the sync'demodulator and correlator detector i s  to accept the 12.5 
KC NRZ DATA and i t s  complement and to analyze the content of this data to determine the 
minor bit composition of the range word pattern. Upon correlation of the input data, the 
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sync demodulator and correlator detector provides the synchronization signals necessary for 
proper system operation. The sync demodulator and correlator detector receives inputs from 
PCM demodulator and bit synchronizer A3A1 and platform logic A3A2. The inputs and their 
functional areas are as follows: 
Functional Area input 
PCM Demodulator and B i t  1.  12.5 KC NRZ data. 
Synchronizer A3A1 2. 12 .5 KC NRZ data. 
3. 12.5 KC clock. 
4. 12.5 KC clock. 
Platform Logic A3A2 1. Format Flip-ftop No. 1 
Outputs from the sync demodulator and bi t  synchronizer and their functional areas 
are as follows: 
Functional Area output 
Platform Logic A3A2 . 1 .  Word sync. 
2. Pattern sync. 
The sync demodulator and bit synchronizer consists of circuits that function as a 12- 
stage shift register and control gates that perform a correlation with the input 12.5 KC data 
in  order to produce the word and pattern synchronizing signals to the platform logic. 
The range word pattern input to the sync demodulator and correlator detector con- 
s is ts  of the 12.5 KC NRZ DATA outputs from PCM demodulator and bit synchronizer A3A1. 
This data consists of 12 minor bits that comprise an eight minor bit M-word and a four-minor 
bit N-word. The bit value of each minor bit that comprise the M-word wi l l  be 10101 100 
when the overall range word i s  ro have a binary ONE value. The minor bit value of the M- 
word when the overall range word i s  to have a binary ZERO value i s  0101001 1 or G. The 
minor bit value of the four bit N-word wi l l  always be 1001 except when the input range word 
i s  the first range word in  the platform address. For this range word input, the minor bit value 
of the N-word wi l l  be 01 10 or K. The correlator detects the presence of the eight minor bit 
M or G word and the four minor bit N or fl word to produce the synchronizing outputs. 
The 12.5 KC NRZ DATA and 12.5 KC NRZ DATA input from PCM demodulator and 
bit synchronizer A3A1 i s  shifted serially into the 12stage shift register by the 12.5 KC 
CLOCK pulses. When the shift register i s  loaded wi th  the eight minor bit M or a word and 
four minor bit N o rnword ,  the 12.5 KC CLOCK pulse from the PCM demodulator and bit 
synchronizer strobes the correlator control gates to detect the presence of the M or f i  or N 
or fl word. The WORD SYNC output from the sync demodulator and correlator detector 
occurs when the eight minor bit M or a word and four minor bit N or fl word i s  i n  the shift 
register and therefore, occurs during each range word interval. The PATTERN SYNC output 
occurs when the eight minor bit M or a word and the four minor bit fi word i s  i n  the shift 
register and therefore, occurs once every 16 range words The FORMAT FLIP-FLOP No.  1 
input to the sync demodulator and correlator detector occurs after elatform address recognition 
and functions to inhibit the correlation of the four minor bit N or N word and therefore, in-  
hibits generation of both the WORD SYNC and PATTERN SYNC outputs. 
3-1 3. Platform Logic A3A2. 
The function of platform logic A3A2 i s  to determine that the platform address trans- 
m i  tted by the satellite i s  correct and when address recognition has occurred , generate the 
proper timing and format control signals that allow the encoded analog data from formatter 
logic A3A3 to be processed and transmitted. 
The platform logic contains operational circuits that function as the l7-stage address 
register and digital multiplexer, address and address complement correlators, programmer logic , 
parity logic, format control logic, 12.5 KC modulator, and data word input gates. Inputs to 
the platform logic are received from PCM demodulator and bit synchronizer A3A1 , sync de- 
modulator and correlator detector A3Al , formatter logic A3A3 , and power control and distri- 
bution module A4. The inputs and their associated functional area are as follows: 
Functional Area Input 
PCM Demodulator and B i t  1 .  Regenerated 1 KC NRZ data. 
Synchronizer A3A1 2. Regenerated 1 KC NRZ data. 
3. Error threshold. 
4. 12.5 KC clock. 
5.  12.5 KC clock. 
Sync Demodulator and 1. Word sync. 
Correlator Detector A3A1 . 2. Pattern sync. 
- 
Formatter Logic A3A3 1 . Data gate. 
2. 28 to 168 data words. 
Power Control and Distribution 1 . Telemetry holdoff. 
Module A4 2. Operating voltages. 
Outputs from the platform logic and their associated functional areas are as follows: 
Functional Area output 
PCM Demodulator and 1 .  Regenerated 1 KC clock. 
B i t  Synchronizer A3A1 2. Regenerated M-word. 
I 
Formatter Logic A3A3 1 . Calibrate level. 
2. Code level . 
3. Strobe level. 
4. Format word shift. 
5. Format flip-flop No. 1 . 
6. Format flip-flop No. 2. 
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Functional Area output 
Power Control and 1 .  Modulated digital subcarrier. 
Distribution Module A4 2 .. Address sync. 
A counter in the programmer logic accepts the 12.5 KC CLOCK pulse input from 
PCM demodulator and bit synchronizer A3A1 and the WORD SYNC input from sync demodula- 
tor and correlator detector A3Al and generates a 1 KC CLOCK pulse output, REGENERATED 
RANGE WORD, REGENERATED M-WORD, and a SAMPLE pulse. The REGENERATED M- 
WORD i s  routed to PCM demodulator and bit synchronizer where a correlation is performed 
with the receiver input to determine the binary bit value of each 1 KC range word. The 1 KC 
CLOCK pulses are utilized to read the 1 KC NRZ DATA out of the PCM demodulator and bit 
synchronizer. The SAMPLE pulse output from the programmer logic i s  provided to the address 
and address correlators and format control to be utilized as a strobe pulse. 
The 1 KC CLOCK pulses are also utilized internally within the programmer logic to 
drive another counter that counts the number of 1 KC bits (range words) i n  the received address 
code. This counter i s  reset by the PATTERN SYNC pulse from sync demodulator and correlator 
detector A3A1 which occurs during the presence of the first range word in  the address register 
and digital multiplexer. When the ADDRESS or ADDRESS occupy the first 16 stages of the 17- 
stage shift register in  the address register and digital multiplexer, this counter produces the 
ADDRESS DECODE SYNC pulse that i s  utilized to strobe the address and address correlators 
and to drive the three-econd counter in  formatter logic A3A3. In addition to the above out- 
puts , this particular counter i n  the programmer logic generates the CALIBRATE / CODE, and 
STROBE commands to analog-to-digital converter A3A1 A46 , the parity logic RESET pulse, 
and the CLEAR and SET pulses utilized to insert encoded data words into the address register 
and digital multiplexer. 
The 1 KC CLOCK pulses from the programmer logic i s  applied to the address register 
and digital multiplexer where they are utilized to shift the 1 KC NRZ DATA from PCM demod- 
ulator and bit synchronizer A3A1 through the register. When the first 16 stages of the address 
register and digital multiplexer are loaded , a comparison between the hardwired address and 
the incoming ADDRESS i s  performed by the address and address correlators. The correlators 
are strobed at the correct time by the ADDRESS DECODE SYNC pulse from the programmer 
logic to ensure against false synchronization due to incorrect data and additionally strobed by 
the programmer logic SAMPLE pulse in  the middle of the range word to ensure against false 
synchronization due to switching transients. 
The prgsence of a correct ADDRESS achieves correlation , which i n  turn , generates 
the ADDRESS SYNC pulse output from the address and x s  correlators. The logic level of 
the ADDRESS SYNC pulse triggers a one shot i n  relay control A4A2A3 which allows a relay 
i n  relay control A4A2A3 to energize. Operation of the relay supplies a TRANSMITTER ON 
command to transmitter module 1A6A1. Another set of relay contacts are opened and removes 
a TELEMETRY HOLDOFF preset voltage from PCM demodulator and bit synchronizer A3A1, 
formatier logic A3A3, and the format control and 12.5 KC modulator in  platform logic 1A6- 
A3A2. i At this time, the 1 KC CLOCK pulses from the programmer logic continues to shift 
the 1 KG DATA through the 17-stage shift register in  the address register and digital multi- 
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plexer. The 1 KC output from the register i s  routed to the 12.5 KC modulator where it i s  
modulated with the REGENERATED RANGE WORD output from the programmer logic to pro- 
duce a MODULATED DIGITAL SUBCARRlER for application to the modulator driver. 
When the :,atellite receives the unchanged platform address, i t  immediately transmits 
the platform address complement (address) back to the platform. When the complete ADDRESS 
code i s  shifted into the first T6-stages of the address register and the digital multiplexer, the 
address and address correlators generate the ADDRESS SYNC pulse output to the format control 
and 12.5 KC modulator. I f  phase synchronization has not been obtained in PCM demodulator 
and bit synchronizer A 3 A l  (indicated by the logic level of the ERROR THRESHOLD signal), 
the ADDRESS SYNC pulse sets a flip-flop in  format control that inhibits the 1 KC DATA out- 
put from the address register and digital multiplexer. Instead, the address register output w i l l  
consist of modulated data stream of binary ONES until phase synchronization has been 
achieved. I f  phase synchronization has been achieved, the address sync pulse sets another 
flip-flop i n  format control that enables the 1 KC CLOCK pulses from the programmer logic to 
continuously shift the 1 KC DATA through the address register and digital multiplexer. Setting 
this flip-flop allows the format control to provide enable levels to the frame, row, and column 
counters i n  formatter logic A3A3 and an inhibit level to cease generation of WORD and 
PATTERN SYNC pulses from sync demodulator and correlator detector A3A1. I t  also enables 
the format control gate that provides the FORMAT WORD SHIFT pulse to the column counter 
in formatter logic 1 A6A3A3. 
Prior to data frame generation, the format control supplies three FORMAT WORD 
SHIFT pulses to the column counter i n  formatter logic A3A3 while two ADDRESS codes are 
being shifted through the address register and digital multiplexer. When the formatter logic 
column counter -receives the fourth FORMAT WORD SHIFT pulst! (mid-point of second ADDRESS 
code), a DATA GATE pulse i s  generated in  formatter logic A3A3 and applied to the program- 
mer logic i n  platform logic A3A2. This enables the programmer logic gates that generate the 
register CLEAR pulse output to the address register and digital multiplexer and the data SET 
pulse output to the data word gates. The parity logic i s  also reset at this time. The CLEAR 
pulse output from the programmer logic presets stages 9 through 16 of the address register and 
digital multiplexer causing binary ZEROS to appear at their outputs. The SET pulse output 
from the programmer logic strobes the data word gates and allows the 7-binary bit digital word 
generated by the analog-to-digital converter to be loaded broadside into stages 10 through 16 
of the address register and digital multiplexer. 
After loading, the following 1 KC CLOCK pulse shifts the first 1 KC DATA bit (range 
word) into the output stage of the address register and digital multiplexer where i t  i s  converted 
into a RZ format and presented to the 12.5 KC modulator and parity. logic. The remaining 1 
KC DATA bits are then shifted out of the address register and digital multiplexer in  a normal 
manner followed by a binary ZERO bit value. At this time, the CLEAR and RESET output from 
the programmer logic again occurs and the second 7-bit data word i s  shifted out of the address 
register followed by a binary ZERO. At the termination of every even data word, the parity 
logic inserts its contents into the data bit stream as the parity bit and the parity logic i s  reset 
by the programmer logic. 
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The above platform logic sequence i s  continuous until 28 DATA WORDS for one data 
frame has been shifted out of the address register and digital multiplexer. When the last 
parity bit per frame has been read out, the DATA GATE output from formatter logic A3A3 i s  
removed and data insertion through the data word gates i n  inhibited. At this time, one plat- 
form ADDRESS i s  shifted through the address register and digital multiplexer to terminate 
platform transmission. 
3-14. Formatter Logic A3A3. 
The function of formatter logic A3A3 i s  to accept incoming data in  the form of analog 
voltages from transducer sensing devices and/or the analog source in self-check 1M (via 
analog control 1A4), position this information i n  the correct data word and data frame position, 
and encode the data into a 7-bit digital word for processing and transmission. Timing signals 
for termination of platform transmission i s  also a function of  the formatter logic. The formatter 
logic contains operational circuits that function as the analog-to-digital converter, row , 
column , and frame counters, analog multiplexer gates, analog multiplexer matrix, three 
second counter, data enable gate, and frame gates and drivers. The formatter logic receives 
inputs from PCM demodulator and bit  synchronizer A3A1 , platform logic A3A2, power control 
and distribution module A4, and the analog transducer sensing devices or analog source. The 
inputsand their associated functional area are as follows: 
Functional Area Input 
PCM Demodulator and 1 .  100 KC clock. 
B i t  Synchronizer A3A1 
Platform Logic A3A2 1 . Calibrate level. 
2. Code level . 
3. Strobe level. 
4. Address decode sync. 
5. Format word shift. 
6. Format flip-flop No. 1 .  
7. Format flip-flop No.  2. 
8. 1 KC clock. 
Power Control and 1 . Telemetry hold off. 
3. Telemetry hold off. 
Distribution Module A4 2. Operating voltages. 
Analog Control 1 . Simulated transducer analog inputs. 
Outputs from the formatter logic and their associated functional areas are as follows: 
’ Functional Area output 
- : 
!Platform Logic A3A2 1 . Data gate. 
I 2. 28 to 168 seven bit digital data words. 
3. Error threshold. 
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Functional Area output 
Power Control and 1 .  End of frame. 
Distribution Module A4 2. End of 3 seconds. 
Prior to actual data word and data frame generation and encoding, the column and 
row counters i n  the formatter logic are held i n  a preset state by the FORMAT FLIP-FLOP No. 1 
input from the format control i n  platform logic A3A2. The frame counters are held i n  a preset 
state by the FLIP-FLOP No. 2 input that i s  also from the format control i n  platform logic 
A3A2. The TELEMETRY HOLDOFF input from the relay control i n  power control and distri- 
bution module A4 inhi bits oper<ition of the threesecond counter. In the operational sequence, 
the three-second counter i s  enabled by the removal of the TELEMETRY HOLDOFF signal when 
the address and address correlators recognize the platform address code and generates the 
ADDRESS SYNC pulse. The ADDRESS DECODE SYNC pulse is counted by this counter i n  
order to produce an END-OF-THREE SECONDS pu!se, to deenergire the transmitter, in the 
event that the END-OF-FRAME pulse from the frame counter does not appear. 
When the address and address correlators in platform logic A3A2 recognize the address 
transmission from the satellite or self check, an ADDRESS SYNC pulse resets a flip-flop in  the 
format control which removes the FORMAT FLIP-FLOP No. 1 preset condition from the row and 
column counters and allows them to be advanced by FORMAT WORD SHIFT pulses. The frame 
counters are also enabled by removal of the FORMAT FLIP-FLOP No. 2 preset condition. The 
FORMAT WORD SHIFT pulses are generated during range word eight and sixteen of each 
platform address by utilization of the SAMPLE pulse i n  the platform logic format control. The 
FORMAT WORD SHIFT pulses are applied to the column counter and allows the counter to 
advance at eight range word intervals of the continuously transmitted platform address code. 
After application of a FORMAT WORD SHIFT pulse, the column counter provides a column 
command to the row and column matrix which, i n  turn, generates a GATING COMMAND to 
the analog multiplexer gates to sample one analog input. After generation of five such 
column commands, the column counter also produces a row shift pulse output to the row 
counter. The row counter supplies row commands to the row and column matrix i n  order to 
position the sampled analog inputs in  the correct row with respect to the proper column. The 
row counter (in conjunction with the frame counter) also provides a frame shift pulse for 
application to the frame counter. The number of data frames to be encoded and transmitted i s  
governed by the frame counter. This counter provides FRAME COMMANDS to the frame gates 
and drivers in  order to properly position the sampled analog inputs in the correct data frame, 
and, after frame generation i s  complete, provides an END-OF-FRAME pulse to the relay 
control one shot to turn off the transmitter and reapply the preset voltages. 
There may be as many as six sets of  28 analog multiplexer gates, one set for each 
data frame that may be encoded and transmitted. Each analog input may be sampled upon 
generation of the GATING COMMANDS from the row and column matrix. These analog sig- 
nals are routed to the frame gates and drivers, controlled by the frame counter, to select the 
proper data frame information to be supplied to the analog-to-digital converter for encoding. 
The POWER STROBE input to the frame gates and drivers i s  applied in response to the STROBE 
command to the analog-to-digital converter from the programmer logic i n  platform logic A3A2. 
This command permits the 28 sampled ana'log signals to be presented to the analog-to-digital 
\ 
75 
1 '  
converter for encoding. Upon application of the CODE command from the programmer logic 
i n  pldtform logic A3A2 , the analog-to-digital converter encodes the sampled analog data into 
a seven-binary bit digital word and applies - these encoded bits to the data gates in  platform 
logic A3A2. Prior to this occurrence, the DATA GATE output from formatter logic A3A3 
conditions platform logic A3A2 to accept analog-to-digital converter outputs to multiplex the 
encoded data bits into the 1 KC NRZ DATA output from the address register and digital multi - 
plexer i n  platform logic A3A2. Upon generation of the CLEAR command from the programmer 
logic, the last seven stages i n  the address shift register i s  set' to a ZERO state i n  order to re- 
ceive the encoded seven bit digital word. When the SET command from the programmer logic 
i s  applied to the data word gates, the seven bit digital word i s  loaded broadside into the 
address shift register and shifted into the data bit stream by the 1 KC CLOCK pulses. 
3-15. 
3-16. 
Power Control And Dir;tribution Module A4. 
DC-to-DC Converter and Regulator A4A1. 
The dc-to-dc converter and regulator i n  power control and distribution module A4 
are utilized to provide a l l  operating voltages for the circuits within the platform equipment. 
tt  accepts an input voltage of  -24.5 vdc and provides this output to transmitter module A1 , 
receiver module A2, and data and ranging module A3. It also supplies *15 vdc, *9 vdc, 
+6 vdc, and 4-3.4 vdc to data and ranging module A3 in  order to drive the logic circuits , 
analog mu1 tiplexer gates, and analog-to-digi tal converter. 
The input -24.5 vdc, from a battery or whatever source i s  utilized to power the plat- 
form equipment, i s  applied to the regulator which governs the voltage input to the dc-to-dc 
converter. The regulator i s  more properly termed a preregulator due to the fact that i t  regu- 
lates the -24.5 vdc input prior to applying i t  to the dc-to-dc converter. This results i n  a l l  the 
output voltages being regulated at the same time instead of one at a time as would be the case 
i f  the regulator was positioned on each output line. The dc-to-dc converter utilizes synch- 
ronous switching at a 6.25 KC rate and a single transformer whose output windings develop a l l  
output voltages. Al l  output voltages from the transformer secondary are rectified and filtered 
for noise prevention prior to distribution throughout the equipment. 
3-1 7. Relay Control A4A2A3. 
The relay control circuits in power control and distribution module A4 are utilized 
to activate and deactivate latching relays which, i n  turn , energize and deenergize trans- 
mitter module A1 in  response to commands from platform logic A3A2 and formatter logic A3A3. 
The latching relays also provide TELEMETRY HOLDOFF preset voltages to PCM demodulator 
and bit synchronizer A3A1 , platform logic A3A2, and formatter logic A3A3. The pulses that 
activate and/or deactivate the latching relays are controlled by relay control one shots that 
are triggered by the proper voltage levels from their respective logic circuits. Proper isola- 
tion i s  maintained by utilization of transformer coupling between the logic circuits and the 
relay control one shots. 
The TRANSMITTER ON command i s  developed by relay control A4A2 when the 
address and address correlators i n  platform logic A3A2 recognize the platform address code 
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and apply an ADDRESS SYNC pulse to the relay control one-shot. The one shot, i n  turn, 
activates a latching relay and applies a +24.5 vdc pulse to transmitter module A1 . This 
pulse prepares the transmitter for transmission of data frame information. At the same time, 
another set of contacts on this relay open and removes the TELEMETRY HOLDOFF preset volt- 
age from the PCM demodulator and bit synchronizer, platform logic, and formatter logic. Re- 
voval of  this voltage conditions these circuits to operate i n  a normal manner. The TRANS- 
MITTER OFF command i s  developed when the relay control flip-flop receives one of two inputs. 
One input being the END OF FRAME signal from the framecounters thatsignifies thatnomore 
analog data i s  to be encoded and that data frame transmission i s  complete. The second input 
being the END OF THREE SECONDS signal from three second counter that indicates some 
type of malfunction or that the platform did not recognize i t s  address. The TRANSMITTER 
OFF command i s  a +24.5 vdc pulse. 
3-18. Modulator Driver A4A2A4. 
The function of  the modulator driver i n  power control and distribution module A4 i s  
to convert the serial pulse train output from the 12.5 KC modulator i n  platform logic A3A2 to 
a suitable signal for modulating the platform transmitter. The modulator driver accepts logic 
level inputs of the 12.5 KC MODULATED DIGITAL SUBCARRIER and i t s  complement and pro- 
vides a corresponding signal of the correct level and impedance to the transmitter input. I t  
also provides isolation between logic ground and transmitter ground. The DATA MODULA- 
TION output from the modulator driver i s  ac coupled to the transmitter input to ensure equal 
deviation i n  the transmitted output frequency. 
3-19. Transmitter Module A1 . 
The primary power, TRANSMITTER ON/OFF commands, and DATA MODULATION 
inputs from power control and distribution module A4 are applied to transmitter module A1 
through input connector A1 J1 . The TRANSMITTER ON command occurs upon generation of  
an ADDRESS SYNC pulse i n  platform logic A3A2 when the platform address code i s  recog- 
nized. I t  i s  a +24.5 volt pulse that allows transmission of the modulated data during satellite 
interrogation or IS€ checkout. The TRANSMITTER OFF command i s  a -1-24.5 volt pulse that 
inhibits data transmission but allows the voltage controlled crystal oscillator (VCXO) and i t s  
internal buffer and the power amplifier filaments to remain in  operation. 
The DATA MODULATION i s  applied to the VCXO whose operating frequency i s  
466 .OO megacycles. A VCXO output frequency of 58.250 megacycles i s  provided to the 
buffer amplifier that provides isolation between the VCXO output and first doubler input with 
additional power gain. The first doubler provides an output frequency of  116.50 megacycles 
to the intermediate power amplifier (IPA). The IPA i s  a solid-state amplifier that increases 
the first doubler output to a suitable level to drive the varactor frequency doublers and the 
power amplifier. The 116.500 megacycle input frequency to the varactor second doubler is 
multiplied to 233.00 megacycles to provide sufficient drive to the varactor third doubler. 
The varactor third doubler raises the 233 .OO megacycle input to 466.00 megacycles in  order to 
drive the power amplifier. The power amplifier i s  a cavity-tuned grounded-grid amplifier 
that provides a power output sufficient to apply through the diplexer portion of transmitter 
module A1 . The diplexer in transmitter module A1 i s  a stable f i l ter  that utilizes coaxial 
i 
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cavities to ensure minimum insertion loss and to allow the utilization of a common antenna by 
transmitter module A1 and receiver module A2. The input -24.5 vdc operating voltage i s  
converted i n  the dc-to-dc converter to provide filament voltage and dc plate power for the 
vacuum tube power amplifier. The dc-to-dc converter also provides telemetry signals for 
monitoring the power amplifier plate current and the TRANSMITTER ON/OFF commands. The 
pQwer amplifier temperature, driver module temperature, and transmitter housing temperature 
are derived and monitored by internally located transducers. 
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SECTION IV  
C H RO N OLOG I CAL HISTORY 
I 
4-0. CHRONOLOGICAL HISTORY. 
4-1. GENERAL. 
this section of the report provides a discussion of the month-by-month progress and 
problem areas encountered during this phase of Contract No. NAS5-10278. Work pertaining 
to this phase of the contract wbs initiated on 16 August 1966 and continued through May1:962 
4-2. SEPTEMBER 1966. 
The design effort and work performed during this period under Contract No. NAS5- 
10278 pertains to the design, development, and testing of three systems of Integration Support 
Equipment. The design effort during this period progressed satisfactorily with no maior 
problems. The maior design areas included the self-check tester and the overall equipment 
rack design. The overall design of the tester was discussed between GSFC and Radiation 
personnel during the week of 26 September 1966 and agreement was reached as to the amount 
of quantitative data that would be monitored and displayed. It was agreed that the tester 
would display a NO GO indication i f  any monitored parameter was out-of -tolerance but 
would not indicate the amount and/or type of deviation. It was also agreed that the tester 
be constructed in such a manner that it could be easily removed from the rackconfiguration 
for f ield use. The overal l  design of the rack configuration, including mounting, inter- 
connections, and layout of the RF components and measuring equipment, was also initiated. 
During the first part of the period, al l  materials necessary to fabricate and assemble 
the ISE platform units were placed on procurement and was received before the end of the 
period. The three platform receivers were placed on order through a change order to an 
existing subcontract with TRW Space Laboratories on Contract NAS 5-9559. The standard 
test equipment for use in  the ISE were also ordered. At this time, no significant problem 
areas pertaining to long lead time items were expected. 
4-3. OCTOBER 1966. 
The preliminary design phase of the Integration Support Equipment (ISE) was com- 
pleted during this period and al l  major system concepts were determined. Work completed 
during the proposal analysis which utilized the T I  51 series integrated circuit modules manu- 
factured by Texas Instruments was discarded i n  favor of the monolithic DTL 800 series modules 
manufactured by Radiation incorporated. Also, during this period, the decision was made to 
incorporate a removable self-check drawer that would be completely operable when powered 
by the supply used for the Platform Electronics and Telemetry Equipment. Because of this 
capability, a dc-to-dc converter i s  required in the self-check drawer. The standard 19-inch 
removable drawer wi l l  be sufficiently assembled to withstand rugged handling during frequent 
moves without serious damage. 
Other design deviations from the proposed configuration of the Integration Support 
Equipment during this period include a signal routing change and component removal, re- 
placement, and/or addition. The signal routing change resulted in programming the 12.5 
KB data output from the ISE through the modblator driver in the platform power control and 
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distribution module. This method of signal routing implemented verification of existing 
circuits and a significant reduction in the number of components. The addition of a red 
NO GO indicator lamp allows the operator to observe the changing status of the functional 
circuits within the ISE. The deletion of a variable RF attenuator from the self-check loop 
i s  a resultant of judicious selection of fixed attenuators and coaxial switching in  the RF 
control drawer and self-check drawer. 
Another design change accomplished during this period was the replacement of the 
PNP 2N2907A transistors in the proposed dc-to-dc converter with the less expensive 2N3741 
type of component. This change represented a cost savings while an increased upper temper- 
ature l imi t  was realized through a greater thermal dissipation of the transistor. A problem 
area encountered during this time involved the 64.5 megacycle local oscillator in the self- 
check drawer. Greenray Industries was selected as the original vendor but was eliminated 
in favor of Accutronics Incorporated due to delivery schedule slippage of their first unit. 
4-4. NOVEMBER 1966 
Several electrical and mechanical changes were incorporated during this period that 
deviated from the proposed approach. The arrangement for the rack-instal led equipment was 
modified for ease of testing and handling while electrical modifications to the RF control 
drawer and self-check drawer were incorporated to increase the operational capabilities and 
parameters of the equipment. 
Modifications to the RF control drawer included a rearrangement of the attenuation 
and operating mode switches on the front panel and the addition of a fixed 80 db of attenua- 
tion that prevents application of unattenuated transmitter output power to the self-check 
mixer. In addition, the mixer, 64.5 megacycle oscillator, RF converter, and 80 and 15 db 
attenuators were relocated to the self-check drawer in order to utilize the tester to check 
platforms external to the rack. 
Modifications to the self-check drawer included relocating the functional circuits 
between the platform data and ranging module and power control and distribution module. 
This modification eliminated the necessity of an additional modulator and also reduced the 
logic circuits required. The logic circuits were also functionally simplified by inverting the 
generated address range pattern instead of requiring address and address complement verifi- 
cation circuits. Also, the functional operation of the logic circuits was further simplified 
by the addition of a unique datb verifier that recognizes the four-bit difference between the 
data word codes for the zero-scale, half-scale, and ful I-scale simulated transducer inputs. 
The logic wasalso modified to check platforms with six hardwired input data channels. 
The mechanical and electrical design of the equipment was completed and a l l  
purchased assemblies, except the power meter and S-meter for system 1 and the event recorder 
for systems 2 and 3, were received during this period. Progress pertaining to assembling the 
various ISE mechanical structures in a final configuration during this period appeared to be 
at a virtual standstill. First of all, the equipment rack housings received from the vendor 
were damaged during shipment and needed immediate repairs prior to incorporating the 
mounting hardware. Due to scheduling and funding problems, the maintenance department 
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at Radiation Incorporated repaired the racks. The mechanical assembly of a l l  units progressed 
as rapidly as the mounting hardware was reqeived from the machine shop. 
Another delay encountered during this period again involved the vendor-supplied 
64.5 megacycle os$illator in  the self-check drawer, During init ial testing and fabrication 
of  the oscillator, Accutronics Incorporated determined that due to the required rigidness 
and shielding, the design of the enclosure had to be modified. This design change necessi- 
tated a layout change in the completed assembly drawing of the self-check drawer which thus, 
delayed fabrication of the units. In addition, the electronic technicians fabricated a dummy 
self-check drawer and dummy panels in order to implement init ial checkout of the self-check 
drawer. Initial checkout of the self-check drawer was delayed an additional week by trans- 
ferring a single-ended wire l i s t  to a double-ended l i s t  of  the drawer. 
The wiring on a l l  logic printed-circuit cards in the self-check drawer for system 1 was 
completed and a l l  integrated-circuit modules were mounted on the cards. The internal drawer 
wiring, using a dummy front panel, was 95 percent completed. Wiring on the AC distribution 
panel was completed and tested and the fabrication of the analog and RF control panels was 
initiated. Also, the fabrication of the power supply card for system 1 was 75 percent com- 
pleted. 
During this period, fabrication and assembly of the ISE platforms was delayed until 
the lait of the period by delivery of the MOS-FET gates. Delivery of these gates during 
this period was accomplished due to relaxation of the leakage current specification. Regard- 
less of the delay, the assembly of the platform for ISE system 1 was approximately 25 percent 
completed with 80 percent of the cordwood submodules completed and card installation of 
integrated circuits initiated. Module construction for the platforms to be utilized in systems 
2 and 3 was also initiated. 
4-5. DECEMBER 1966. 
Final fabrication and assembly of the first ISE rack were initiated during this period 
and two rack configuration modifications were incorporated into the final product. The 
overall equipment rack was designed to use foot-lock devices to stabilize the equipment 
after positioning in i t s  operating area. The method of rack stabilization was changed due 
to resiliency of the foot-lock spring causing an unsteady condition after emplacement. This 
condition was absolved by utilization of caster wheels with locking devices which ensures 
that a l l  four wheels contorm to the surface contour and provides firm support at the four 
corners. Another configuration change ot a mechanical nature involved relocation ot the 
AC distribution panel from its original position directly behind the.blower assembly to anurea 
directly behind the power meter and voltmeter panel. This modification was necessary be- 
cause the AC distribution panel was not allowing the forced air from the blower to througkly 
circulate over the enclosed equipment. The power supply printed-circuit card (Al )  in the 
self-check drawer was also repositioned because of insufficient space due to the size ot the 
input power transformer. 
Minor circuit modifications to the self-check drawer were also accomplished during 
this period. One moditication added an overvoltage protection circuit to the self-check 
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drawer that prevents damage to the internal circuits or platform modules i f  the power supply 
becomes unregulated. The second modification included the addition of an extra power 
filter network on the power supply printed-circuit card. This modification improved the 
efficiency of the circuit and provided power isolation for the remaining cards by reducing 
the load through the input inductor which, in turn, reduces a voltage drop due to the resist- 
ance of the inductor to allow a higher voltage output from the preregulator. 
During electrical checkout of the vendor-supplied 25 KC oscillator used for system 
timing pulse generation, it was discovered that the accuracy of the unit w u s  not within 
specification. The unit was returned to the vendor for adjustment and calibration. 
Also, during this period, the vendor supplied power meters and S-meters were re- 
ceived while the event recorders for systems 2 and 3 were s t i l l  on order. 
4-6. JANUARY 1967. 
During this period, the government furnished IRLS time delay simulators received 
during the previous period were examined for damage and operational malfunctions. It was 
necessary to modify and repair a broken phenolic printed-circuit board prior to actual eiectrc 
cal checkout. The simulator was checked using an IRLS Satellite to verify the actual delays 
according to the tront-panel switch positions. The 0 microsecond delay position of the switch 
on a l l  units was inaccurate as much as five microseconds. The inaccuracy ot this switch 
position was remedied by rewiring the switch to provide the correct delay indication. It was 
decided that no other switch positions would be rewired or moditied and that a time delay 
calibration chart would be provided with the individual systems. Numerous bad solder joints 
were also detected and repaired during the electrical checkout process. 
The electrical check of the self-check drawer design was also initiated during this 
period. Completion of the check was delayed due to problem areas involving the IRLS 
Satellite power control and distribution module. These problem areas pertained to a short 
circuit between an internal printed-circuit card and cordwood submodule located on the 
card and necessitated modification of a l l  power control and distribution modules in the iRL 
Subsystem. A complete detailed report of the problem areas and corrective action i s  provided 
in GSFC Malfunction Reports 11 253 and 11 254 and the IRLS Final Report dated June 1967, 
Fabrication, assembly, and testing of the ISE data and ranging modules also delayed self- 
check testing. 
Utilization ot a ditferent platform configuration and a dummy self-check drawer 
fabricated by engineering technicians enabled init ial checkout of the drawer. During the 
checkout process, the NASA Technical Officer discovered that the self-check data translator 
circuits did not detect and verify the presence of an unique N-word or a l l  eight minor bits 
of the M-word. This verification process was desired and an engineering sketch of the 
functional logic circuits required was torwarded to the technical officer for inspection and 
approval. Laboratory evaluation and test of the proposed modification to the data translator 
circuits determined that the 12.5 KC clock output generated by the T151 series integrated 
circuits and the Radiation 800 series integrated circuits were not compatible. This incom- 
patibility necessitated an additional modification to the translator circuits. The additional 
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modification did not use internally generated timing signals from the platform modules to 
accomplish its assigned tasks but operated by using the plattorm data output only. Incorpor- 
ation of the various modificatichs satisfied the technical officer's requirements that the data 
translator recognize and verity the eight minor bits of a M-word representing a logic ONE 
and that an unique N-word occurs during the last four minor bits of the tirst 1 KC bit of a 
16-bit stream. This particular modification also necessitated the addition of another shift- 
register stage in the address and data correlator shift register. 
The event recorders for systems 2 and 3 were also received during this period and 
rack equipment integration was completed except for the RF control and selt-check drawers. 
4-7. FEBRUARY 1967. 
Two major problem areas were encountered during this period. One area involved 
During functional checks of the equipment , i t  was discovered 
the 64.5 megacycle local oscillator in the selt-check drawer that i s  manufactured by 
Accurtronics Incorporated. 
that &"e oscillator generated a large seventh harmonic frequency and second harmonic 
frequencies from two through six. Generation of the seventh harmonic of 451 .5 megacycles 
caused the input to the receiver in the RF control drawer to oscillate. The local oscillator 
in the platfotm receiver generates a frequency of 426.5 megacycles, therefore, the seventh 
harmonic from the self-check oscillator i s  the image frequency of 401.5 megacycles. The 
64.5 megacycle oscillators were returned to Accutronics Incorporated for rework. Rework of 
the units consisted of adding a filter circuit and changing the attenuation configuration (from 
input of mixer to output of mixer) such that the ratio between the desired carrier and seventh 
harmonic wi l l  be significantly larger (60 dbm) than any harmonic frequency passing through 
the self-check mixer. 
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The second major problem encountered during this period resulted from connecting 
a l l  ground points on the self-check printed-circuit cards in series. This method of ground 
interconnection created ground loops and a difference in ground potential between the 
various card grounds. This problem was remedied by connecting al  I printed-circuit card 
grounds to a central point. 
4-8. MARCH 1967. 
Part of the hardware portion of the Integration Support Equipment was completedduring 
this period by acceptance testing system 1 .  Several problem areas hampered the completion 
of the system 1 testing program but were satisfactorily resolved in time to accomplish the 
schedule. These problem areas involved individual component and module malfunctioning 
and equipment operating parameters. The problem area encountered during checkout of 
system 1 pertained to the frame error flip-flop in the self-check error recognizer beingtrigger 
ed by the steering inputs. This problem was resolved by application of supply voltages to the 
steering inputs and gating the clock pulse inputs. Checkout of system 2 uncovered a problem 
area pertaining to the address and data recognition processes in fhe data translator. With no 
carrier frequency present, the video output from the platform receiver i s  random noise which 
i s  capable ot being decoded into a random data pattern. In turn, the platform i s  capable of 
encoding a random pattern which, in the self-check mode, i s  monitored by the data translator. 
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Since the data translator monitors the data at a l l  times, it therefore, wi l l  decode the correct 
address at random intervals. Recognition of the correct address code after the platform i s  
apparently denergized, causes a false count in the error recognizer and thus, an erroneous 
NO GO condition. Solution of this condition was implemented by inhibiting the data 
translatoc circuits by the error +hreshoId signal level from the platform. During checkout of 
ISE system 3, a regulated transistor in the event recorder was burned up but was immediately 
repaired by a service engineer from the Hewlett Packard Company. Another problem area 
pertaining to system 3, involved the platform transmitter which was returned to TRW Space 
Technology Laboratories due to an erroneous center frequency at low voltage. Both system 
2 and system 3 were scheduled to complete acceptance testing during the April reporting 
period. 
4-9. APRIL 1967. 
&" 
System 1 of the Integration Support Equipment was delivered to General Electric, 
Valley Forge, Pennsylvania during this reporting period. Due to the overall height of the 
equipment rack, the unit could not be installed into the Nimbus equipment vehicle. Because 
of the rack incompatibility, the rack-mounted equipment wi l l  be transferred to a shorter 
rack with the storage drawer and blank panel deleted. Equipment transfer wi l l  be accom- 
plished at the Nimbus integration facility when i t  wi l l  not conflict with spacecraft integra- 
tion and testing. 
Acceptance testing of systems 2 and 3 was also completed during this period with both 
units being retained at Radiation incorporated for shipping instructions. As mentioned in the 
previous reporting period, the transmitter for system 3 was unable to meet thecenter frequency 
tolerance specification of the temperature range and returned to the vendor for adjustment. 
The center frequency/temperature deviation could not be corrected and the unit was returned 
to Radiation Incorporated. The unit was accepted and reinstalled in system 3, because large 
variations in ambient temperature are not anticipated during system operation. dP 
4-10. MAY 1967. 
System 2 of the Integration Support Equipment was delivered to the NASA/GSFC, 
Greenbelt, Maryland during this reporting period and system 3 was retained at Radiation 
Incorporated. System 3 wi l l  be utilized for checkout and test of five GO/NO GO 
test sets required under Modification Number Two of this contract. 
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SECTION V 
CONCLUSIONS AND RECOMMENDATIONS 
5-0. CONCLUSIONS AND RECOMMENDATIONS. 
5-1 . CONCLUSIONS. 
The results from testing performed at Radiation Incorporated located in Melbourne, 
Florida and the General Electric facil i ty at King of Prussia, Pennsylvania indicate a high 
degree of confidence that the Integration Support Equipment wi l l  perform i t s  specified mission 
during the Nimbus B flight. The designated mission of the ISE includes preflight checkout of 
the IRLS satellite during integration with the Nimbus spacecraft or immediately prior to launch, 
normal satellite-to-platform operation, self-check operation, and fieid-checkout of standard 
JRLS platform, 
5-2. RECOMMENDATIONS. 
’ 
Based upon experience gained during completion of the ISE phase of Contract No. 
NAS5-10278, Radiation Incorporated recommends packaging and equipment versatility 
changes be included in future IRLS experiments and operational systems. Each category of 
changes i s  discussed in the following paragraphs. 
5-3. Versat i I i ty . 
The self-check drawer used in the IRLS Integration Support Equipment was designed 
and constructed in such a manner that i t  may be removed from the rack configuration for 
f ield checkout of a standard IRLS platform. It would be practical to fabricate a self-check 
tester for each platform currently in use. It i s  also recommended that the logic circuits that 
generate a GO or NO GO indication be redesigned and modified to indicate a trouble or 
malfunctioning area. The practicality of this modification would be greatly enhanced by a 
repackaging effort. 
5-4. Packaging. 
The final packaging design of the self-check drawer resulted from a trade-off of the 
two basic requirements of being rack-mounted and field transportable. By utilizing exper- 
ience gained during the completion of this phase, Radiation incorporated recommends that 
the unit can be significantly reduced in size and weight by reevaluating the packaging 
concept. Shielding of the integrated circuit modules and a rerouting of the integral cable 
assemblies could also be accomplished by repackaging. 
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INTEGRATION SUPPORT EQUIPMENT 
C 0 NTI I N T S  
1 .  SCOPE 
2. REQU IREME N TS 
2 e 1 GENERAL DESCRIPTION 
2.2 CONFIGURATION 
2.2.1 Size -
2.2.2 Design Standard 
2.3 PLATFORM ELECTRONICS 
2.4 PLATFORM CONTROLS 
2.4.1 Analog Channel Inputs 
2.4.2 Address Selection 
2.4.3 Frame Selection 
2.4.4 Transmitter Signal Level 
2.4.5 Time Delay Simulator 
2.5 TEST AND RECORDING REQUIREMENTS 
2.5.1 Self Tester 
2.5.2 Indicating Lamps 
2.5.3 Timing Information 
2.5.4 Receiver Signal Power 
2.6 POWER SUPPLY 
2.7 REPORTS 
2.8 DRAWINGS 
3. PREPARATION FOR DELIVERY 
4. NOTES 
1. SCOPE 
This  specification defines the requirements for the IRLS integration Support Equip- 
ment (ISE). The scope of the work shall include the design, fabrication, and testing 
of a self-contained rack mounted test set which provides the necessary functional tests 
to confirm proper operation of the IRLS. 
2. REQUIREMENTS 
The ISE shal I consist of an lRLS platform, power suppl ies, and auxiliary test equip- 
ment which wi l l  provide the necessary information to confirm proper spacecraft subsystem 
operation of the IRLS during pre-launch and post launch operations. A block diagram of 
the system i s  shown in  Figure 1. 
2.2 C ONF iGURATlO N 
2.2.1 Size - 
The equipment shall be mounted in a standard sire ventilating rack. A l l  
input/output interfaces and controls shal I be clearly identified. 
2.2.2 Design Standard 
A l l  electrical designs shall be identical to those existing for IRLS platforms 
under NASA/IRLS Contract NAS5-9559. This includes design components as 
well as configurations, but does not necessarily apply to packaging. 
2.3 PLATFORM ELECTRONICS 
The platform electronics shall consist of a radio communication system and a PCM 
decoding and signal conditioning system. The design specifications concerning RF freq- 
uencies, bit rates, ranging pattern, etc., shall conform to the requirements for IRLS 
platforms as per NASA-IRLS Specification (including latest modifications) dated Feha ry  
1964. The circuit designs shall conform to the requirements of paragraph 2.2.2 above. 
- 1 - 
2.4 PLATFORM CONTROLS 
2.4.1 
2.4.2 
2.4.3 
2.4.4 
2.4.5 
Analog Channel Inputs 
The analog channel input signals shall consist of either manually adjustable 
precision voltage levels, provided by an internal power supply, or external volt- 
ages derived from sensors or other sources. For the latter case, the channel in- 
puts shall be conveniently accessible. 
Address Selection 
The capability for manually programming 16 bi t  platform addresses shall be 
provided. The output impedance and voltage characteristics (seen by the plat- 
form logic) of each b i t  shall be identical to the hard wire characteristics of 
regular platform addresses. 
Frame Selection 
The number of transmitted frames shall be manually selectable from a panel 
control switch (one to six per interrogation). 
Transmitter Signal Level 
The transmitter output power level shall be adjustable from zero to 120 db 
through the insertion of RF attenuators. Sufficient attenuators, directional 
couplers, and an RF power meter shall be provided and conveniently located. 
Time Delay Simulator 
A time delay simulator providing delays from zero to 2000 micro-sec. shall 
be supplied by NASA. The contractor shall integrate the simulator into the ISE 
between the transmitter modulator driver and the transmitter modulator input as 
shown i n  Figure 2. The simulator specifications are shown in the notes. 
% 
-2- 
2.5 TEST AND RECORDING REQUlREMENTS 
2.5.1 Self Tester 
Internal testing functions shall provide but not be limited to, the following 
capabilities: 
1. Address Verificatiort 
2. Correctly encode and format one or more data frames 
3. Measurement of RF power 
4. Measure al l  power supply voltages 
5. Measure a l l  clock frequencies 
2.5.2 Indicating Lamps 
Indicating lamp displays may be used, wherever feasible, to indicate the 
occurrence of significant events and/or to display time codes, addresses, etc. 
2.5.3 Timing information 
The time of occurrence of significant events shall be permanently recorded, 
on a chart recorder, during each interrogation. This shall include initial time 
intercept, receipt of address complement, acquisition of phase lock, and the 
total satellite transmitting time. 
2.5.4 Receiver Signal Power 
The platform 25 mc RF signal shall be detected, indicated, and measured 
upon receipt of the satellite transmission. 
2.6 POWER SUPPLY 
A power supply operating from 117 volts AC shall be included in the equipment. 
The supply shall provide DC voltages to the platform connector and to auxiliary equip- 
ment as necessary. 
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2.7. 
2.8 
3 .  
REPORTS 
2.7.1 Progress Reports 
The contractor shall submit to the Technical 
reports and a final project report in  accordance w 
Officer monthly progress 
th GSFC-TlD-S-100. 
2.7.2 Instruction Manual 
The contractor shall provide one (1) reproducible and six (6) copies of 
an instruction manual to be delivered concurrently with each ISE. The contents 
of the manual shall include, but not necessarily be limited to: 
1. 
2. 
3 .  
4. 
5. 
6. 
7. 
8. 
Discussion of circuits 
Operation procedures 
Block diagrams 
Schematic diagrams 
EIec trical intetfaces 
Timing diagrams 
Parts l i s t  
Design specifications 
DRAWINGS 
The contractor shall provide one reproducible and one copy set of the latest 
dtawings, schematics, parts l ists, etc., to the Technical Officer upon request. 
PREPARATION FOR DELIVERY 
The contractor shall provide any packaging and shipping containers required for 
the safe transport of the systems to designated points. 
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4. NOTES 
Time Delay Simulator Specifications 
1 ,. Power Supply 
Voltage 
2. Delay -
Switch Posit ions 
Resolution 
A ccu racy 
Maximum Delay 
Minimum Delay 
3. Clock Input 
Frequency 
Level 
Input Impedance 
4. Signal Input 
C ha mc te ristic 
Frequency 
Amp1 i tude 
1 npu t lmpeda nce 
5. Signal Output 
Characteristic 
Frequency 
Source Impedance 
110-120 VAC, 60 CPS 
12 
80 microseconds 
0.5 *.l microsecond 
2000 microseconds 
Zero (0) 
12.5 kc 
2.5 V. P-P 
3 Kohms 
NRZ 
12.5 KB/sec. 
*2.5 V. P-P 
20 Kohms 
NRZ 
12.5 KB/sec . 
100 ohms 
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